Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Battery Chargers

Analog Devices Inc. ADP3808JCPZ-RL

Name: ADP3808JCPZ-RL
Brand: Analog Devices Inc.
SKU: ADP3808JCPZ-RL
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADP3808JCPZ-RL

Manufacturer:: Analog Devices Inc.

Category:: Battery Chargers

Package:: 24-VFQFN Exposed Pad, CSP

Datasheet:: ADP3808JCPZ-RL.pdf

Description:: IC BAT CHG LI-ION 3-4CEL 24LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:11,815

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADP3808JCPZ-RL from Analog Devices is a high-efficiency switch-mode Li-ion battery charging controller for 3-cell or 4-cell series packs, featuring ±0.4% end-of-charge voltage accuracy at 25°C, programmable 4.0 V to 4.5 V per cell final voltage, and bootstrapped synchronous N-channel MOSFET drive supporting up to 3 A charge current in portable computing power systems.

For engineers reviewing the ADP3808JCPZ-RL datasheet, ADP3808JCPZ-RL pinout, ADP3808JCPZ-RL application, or ADP3808JCPZ-RL equivalent, this page delivers verified technical context, real-world design meaning of key specs, validated pin functions, confirmed alternative parts with functional distinctions, and supply-chain support details specific to OEM and industrial embedded development.

Technical Context

The ADP3808JCPZ-RL implements constant-current/constant-voltage (CCCV) charging using dual error amplifiers - one for battery voltage regulation (gm2), another for charge current control (gm1) - with shared COMP node arbitration. Its oscillator sets PWM frequency via external RT resistor (1 MHz max), and internal 5.25 V bootstrap regulator powers both DRVH and DRVL drivers.

It integrates system-level protection including overvoltage detection (120–135% of set VBAT, 1 μs response), overcurrent sensing (90–110 mV across CSP/CSM), and ac adapter presence detection via SYSP/SYSM differential amplifier outputting to EXTPWR open-drain pin. Shutdown mode reduces ICC to ≤10 μA while retaining ISYS functionality.

Key Specifications

Parameter	Value and Actual Design Meaning
Battery Voltage Accuracy	±0.4% @ 25°C - ensures safe Li-ion charging within ±50 mV of target per cell at room temperature
Final Voltage Range	4.0 V to 4.5 V per cell - supports diverse Li-ion chemistries and aging compensation via BATADJ/REFIN ratio
Charge Current Programming	(VCSP − VCSM) = 96 mV × CSADJ/REFIN - enables precise current scaling from trickle to full charge using external sense resistor
Oscillator Frequency	Up to 1 MHz, set by RT resistor - allows optimization of efficiency vs. EMI and inductor size
Driver Supply	5.25 V DRVREG output - powers low-side MOSFET gate with <4 Ω on-resistance for fast switching and minimal conduction loss
System Current Sense	50 V/V gain, 10–22 V common-mode range - enables high-side adapter current monitoring independent of charger operation
Operating Temperature	0°C to 100°C ambient - qualified for extended commercial use in laptops and rugged portable equipment

Pinout & Package

ADP3808JCPZ-RL is housed in a 24-lead LFCSP (4 mm × 4 mm, 0.5 mm pitch) with exposed paddle connected to AGND. Thermal resistance is 83°C/W on 4-layer board.

Pin/Terminal	Circuit Role	Design Meaning
1 ISYS	System current sense amplifier output	Analog voltage proportional to adapter current (gain = 50 V/V); remains active in shutdown for AC presence detection
2 LIMSET	System current limit threshold input	Reference voltage setting LIMIT comparator trip point; used for overcurrent protection coordination
3 LIMIT	Open-drain system current limit flag	Pulls low when ISYS exceeds LIMSET; requires external pull-up ≤6 V for fault signaling
4 EXTPWR	AC adapter presence indicator	Open-drain active-low output asserted when SYSP ≥18.25 V or ISYS ≥1 V; enables system-level power source awareness
5 RT	Oscillator frequency programming	Connects to AGND via resistor (e.g., 150 kΩ → ~300 kHz); sets PWM timing without external clock source
6 REFIN	Analog reference input	2.0–3.5 V input serving as scaling reference for BATADJ and CSADJ; defines full-scale voltage ranges
7 BATADJ	Battery voltage programming	Analog input referenced to REFIN; sets final VBAT per cell between 4.0 V and 4.5 V via Equation 2/3
8 EN	Charger enable control	CMOS input; <0.8 V disables DRVH/DRVL and enters low-power state (ICC ≤10 μA)
9 COMP	Error amplifier output & loop compensation node	Shared node for gm1 (current) and gm2 (voltage) amplifiers; external RC network sets stability and transient response
10 AGND	Analog ground reference	Common return for all analog functions (BAT, CSP/CSM, REFIN, BATADJ); must be isolated from PGND
11 BAT	Battery voltage sense input	High-impedance input monitoring total pack voltage; used by gm2 for CV-mode regulation
12 CELLSEL	Cell count selection	Logic input: >2 V selects 3-cell (12.0–13.5 V), <0.8 V selects 4-cell (16.0–18.0 V); internal 2 μA pull-up defaults to 3-cell
13 CSADJ	Charge current programming	Analog input referenced to REFIN; determines (VCSP − VCSM) = 96 mV × CSADJ/REFIN for current scaling
14 CSM	Negative battery current sense	Connects to battery side of sense resistor; forms differential pair with CSP for accurate current measurement
15 CSP	Positive battery current sense	Connects to inductor side of sense resistor; wide 0–VCC common-mode range supports low-dropout operation
16 PGND	Power ground	Return path for high-current MOSFET sources and SW node; must be tightly coupled to lower MOSFET source
17 DRVL	Low-side MOSFET gate driver	Drives NMOS source to DRVREG (5.25 V) or PGND; <4 Ω on-resistance enables efficient synchronous rectification
18 DRVREG	Internal driver supply output	5.0–5.5 V regulated output powering DRVL; requires 0.1 μF ceramic capacitor to PGND for noise suppression
19 BST	Bootstrap supply for high-side driver	Floats above SW node; charges via internal diode during DRVL-on phase to sustain DRVH operation
20 DRVH	High-side MOSFET gate driver	Switches between BST and SW; drives NMOS gate with <4 Ω on-resistance and 20–40 ns transition time
21 SW	Switch node connection	Connects to drain of upper MOSFET and source of lower MOSFET; critical for layout to minimize ringing and EMI
22 VCC	Main supply input	10–22 V input powering logic, references, and regulators; does not power SYS amplifier section
23 SYSM	Negative system current sense	Connects to battery side of system sense resistor; part of uncommitted differential amplifier (AMP2)
24 SYSP	Positive system current sense	Connects to adapter side of system sense resistor; supplies bias current to AMP2 and powers its output stage

Key Features

Feature	Design Value
Selectable 3-/4-cell configuration	Hardware-configurable via CELLSEL pin eliminates firmware dependency and enables flexible battery pack design
±0.4% VBAT accuracy at 25°C	Meets stringent Li-ion safety requirements without external calibration, reducing BOM cost and test complexity
Bootstrapped synchronous N-MOSFET drive	Enables use of low-RDS(on) NMOS transistors instead of costly PMOS, improving efficiency by >3% at 3 A
Programmable charge current with trickle support	Supports multi-stage charging profiles (pre-charge → fast-charge → taper) using single CSADJ interface
Dual independent current sense paths	Separate CSP/CSM (battery) and SYSP/SYSM (adapter) amplifiers allow simultaneous charge and system current monitoring
Active AC adapter detection	EXTPWR pin provides hardware-level signal for OS power management and battery charging state transitions

Applications

Laptop Battery Charging System	Industrial Portable Test Equipment
Use Scenario: Notebook computer with hot-swappable 3S or 4S Li-ion battery pack requiring adaptive full-charge voltage and thermal-aware current tapering. IC Role / Device Role / Timing Role: Primary CCCV charging controller managing buck converter power stage, battery voltage regulation, and system power source arbitration. Use Value: ±0.4% voltage accuracy prevents overcharging; CELLSEL pin enables single PCB design for multiple battery configurations.	Use Scenario: Rugged handheld tester operating from AC adapter or internal battery, needing reliable charge control under variable load and temperature. IC Role / Device Role / Timing Role: Standalone battery management unit providing autonomous charge sequencing, adapter detection, and overvoltage protection. Use Value: 0°C to 100°C qualification ensures stable operation in field environments; EXTPWR and LIMIT pins simplify host MCU interface.
Medical Portable Monitor	Enterprise Docking Station
Use Scenario: Battery-powered patient monitor requiring fail-safe charging compliance, low standby current, and battery health monitoring. IC Role / Device Role / Timing Role: Safety-critical battery charger enforcing JEITA-compliant voltage/current limits and thermal derating via external control signals. Use Value: Shutdown ICC ≤10 μA extends shelf life; ISYS output enables real-time adapter current logging for usage analytics.	Use Scenario: Desktop dock supplying power to laptop while simultaneously charging its battery, demanding coordinated system/charger current limiting. IC Role / Device Role / Timing Role: Dual-role power manager handling both system load delivery and battery charging with shared current sensing. Use Value: Independent SYSP/SYSM and CSP/CSM amplifiers allow concurrent measurement of adapter input and battery charge current.

Laptop Battery Charging System

Industrial Portable Test Equipment

Use Scenario: Notebook computer with hot-swappable 3S or 4S Li-ion battery pack requiring adaptive full-charge voltage and thermal-aware current tapering.

IC Role / Device Role / Timing Role: Primary CCCV charging controller managing buck converter power stage, battery voltage regulation, and system power source arbitration.

Use Value: ±0.4% voltage accuracy prevents overcharging; CELLSEL pin enables single PCB design for multiple battery configurations.

Use Scenario: Rugged handheld tester operating from AC adapter or internal battery, needing reliable charge control under variable load and temperature.

IC Role / Device Role / Timing Role: Standalone battery management unit providing autonomous charge sequencing, adapter detection, and overvoltage protection.

Use Value: 0°C to 100°C qualification ensures stable operation in field environments; EXTPWR and LIMIT pins simplify host MCU interface.

Medical Portable Monitor

Enterprise Docking Station

Use Scenario: Battery-powered patient monitor requiring fail-safe charging compliance, low standby current, and battery health monitoring.

IC Role / Device Role / Timing Role: Safety-critical battery charger enforcing JEITA-compliant voltage/current limits and thermal derating via external control signals.

Use Value: Shutdown ICC ≤10 μA extends shelf life; ISYS output enables real-time adapter current logging for usage analytics.

Use Scenario: Desktop dock supplying power to laptop while simultaneously charging its battery, demanding coordinated system/charger current limiting.

IC Role / Device Role / Timing Role: Dual-role power manager handling both system load delivery and battery charging with shared current sensing.

Use Value: Independent SYSP/SYSM and CSP/CSM amplifiers allow concurrent measurement of adapter input and battery charge current.

Equivalent & Alternatives

The following parts are listed as comparable options for similar Li-ion battery charging controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
BQ24725ARHRT	Integrated dual-NMOS gate drivers; no external BST capacitor required; fixed 4.2 V/cell; I²C programmable	Requires microcontroller interface; lacks analog programmability of BATADJ/CSADJ; better suited for software-defined charging profiles	Choose BQ24725ARHRT when digital control and smaller solution size outweigh need for analog flexibility and wide voltage range
ISL88731IRZ	Single-cell focused; no CELLSEL pin; lower VCC range (4.5–28 V); integrated current sense resistor option	Not suitable for 3S/4S packs; optimized for consumer electronics with simpler battery configurations and tighter cost targets	Choose ISL88731IRZ only for single-cell applications where ADP3808JCPZ-RL's multi-cell capability is unnecessary

Compared with BQ24725ARHRT and ISL88731IRZ, the ADP3808JCPZ-RL uniquely supports analog-programmable 4.0–4.5 V/cell voltage and hardware-selectable 3S/4S topology without MCU dependency, making it optimal for cost-sensitive, firmware-light portable computing designs requiring broad chemistry support.

Availability

ADP3808JCPZ-RL is available at Aetrix Electronics and suitable for laptop battery management, industrial portable equipment, medical monitors, and enterprise docking stations requiring stable component supply across long production lifecycles.

Supply support for ADP3808JCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications, and automotive markets.

The ADP3808JCPZ-RL belongs to Analog Devices' battery management IC product line, designed specifically for high-efficiency, multi-cell Li-ion charging in portable computing and rugged mobile equipment where accuracy, thermal robustness, and analog configurability are critical.

FAQ

What is the maximum supported battery voltage for ADP3808JCPZ-RL?

The ADP3808JCPZ-RL supports up to 18.0 V total battery voltage when configured for 4-cell operation with BATADJ = REFIN. This corresponds to 4.5 V per cell, the upper limit of its programmable range. The device's absolute maximum BAT pin rating is VCC + 0.3 V, and VCC is rated up to 22 V, but operational voltage is constrained by the 4.0–4.5 V/cell setting and CELLSEL logic state.

How does ADP3808JCPZ-RL handle overvoltage protection during charging?

The ADP3808JCPZ-RL includes dedicated overvoltage detection that triggers when battery voltage exceeds 120–135% of the programmed final voltage. Upon detection, the COMP node is pulled low within 1 μs to halt charging, preventing damage to Li-ion cells. This function operates independently of the main control loop and remains active even if the battery is disconnected mid-charge.

Can ADP3808JCPZ-RL operate without an external microcontroller?

Yes, ADP3808JCPZ-RL is fully autonomous: all critical functions - 3S/4S selection (CELLSEL), final voltage (BATADJ/REFIN), charge current (CSADJ/REFIN), and oscillator frequency (RT) - are configured via analog or discrete logic inputs. No firmware, I²C, or SMBus interface is required, making it ideal for MCU-less or resource-constrained systems.

What is the purpose of the EXTPWR pin on ADP3808JCPZ-RL?

The EXTPWR pin on ADP3808JCPZ-RL is an open-drain active-low output that asserts when either SYSP ≥18.25 V or ISYS ≥1 V, indicating AC adapter presence. It enables host systems to detect power source changes without polling, supporting seamless transitions between battery and adapter power modes in laptops and docks.

Does ADP3808JCPZ-RL support trickle charging for deeply discharged batteries?

Yes, ADP3808JCPZ-RL supports programmable trickle charging via CSADJ: setting CSADJ to a fraction of REFIN (e.g., REFIN/32) reduces (VCSP − VCSM) to as low as 3 mV, enabling safe pre-charge currents down to ~150 mA with a 20 mΩ sense resistor. This protects cells below 3.0 V/cell before entering constant-current mode.

ADP3808JCPZ-RL Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 24-VFQFN Exposed Pad, CSP

Packaging:: Bulk

Product Status:: Active

Battery Chemistry:: Lithium Ion

Number of Cells:: 3 ~ 4

Current - Charging:: Constant - Programmable

Programmable Features:: -

Fault Protection:: -

Charge Current - Max:: -

Battery Pack Voltage:: 18V

Voltage - Supply (Max):: 22V

Interface:: -

Operating Temperature:: 0°C ~ 100°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-LFCSP-VQ (4x4)

ADP3808JCPZ-RL FAQ

1.How can I place an order for ADP3808JCPZ-RL through Aetrix?

Please submit a Request for Quotation (RFQ) for ADP3808JCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADP3808JCPZ-RL reliable?

The price and inventory of ADP3808JCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3808JCPZ-RL is usually 5 days.

3.What payment methods are accepted for ADP3808JCPZ-RL?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3808JCPZ-RL transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADP3808JCPZ-RL?

ADP3808JCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADP3808JCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADP3808JCPZ-RL?

For technical support, including ADP3808JCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3808JCPZ-RL requirements.

6.How does Aetrix verify that ADP3808JCPZ-RL is sourced from the original manufacturer or authorized distributors?

All ADP3808JCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3808JCPZ-RL meets industry standards.

7.What is the process for return or replacement of ADP3808JCPZ-RL?

All ADP3808JCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with ADP3808JCPZ-RL, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADP3808JCPZ-RL part is unused and in its original packaging.

Return procedure for ADP3808JCPZ-RL:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…