Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear + Switching

Analog Devices Inc. ADP5022ACBZ-1-R7

Name: ADP5022ACBZ-1-R7
Brand: Analog Devices Inc.
SKU: ADP5022ACBZ-1-R7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADP5022ACBZ-1-R7

Manufacturer:: Analog Devices Inc.

Category:: Voltage Regulators - Linear + Switching

Package:: 16-WFBGA, WLCSP

Datasheet:: ADP5022ACBZ-1-R7.pdf

Description:: IC REG TRPL BCK/LNR SYNC 16WLCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,142

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADP5022ACBZ-1-R7 from Analog Devices is a dual 3 MHz, 800 mA buck regulator with one 300 mA LDO in a 24-lead 4 mm × 4 mm LFCSP package. It delivers ±1.8% output voltage accuracy, operates from 2.3 V to 5.5 V input, supports forced PWM and auto PWM/PSM modes, and powers processor cores and I/O rails in space-constrained portable electronics.

For engineers reviewing the ADP5022ACBZ-1-R7 datasheet, ADP5022ACBZ-1-R7 pinout, ADP5022ACBZ-1-R7 application, or ADP5022ACBZ-1-R7 equivalent, key selection criteria include out-of-phase buck operation for reduced input capacitance, high PSRR (>60 dB at 10 kHz) for LDO noise rejection, factory-programmable or adjustable VOUTs (0.8–3.8 V for bucks, 0.8–5.2 V for LDO), and thermal shutdown at 150°C with 20°C hysteresis.

Technical Context

The ADP5022ACBZ-1-R7 integrates two synchronous buck regulators operating out of phase to minimize input ripple current and reduce required input capacitance. Each buck features 3 MHz switching frequency, 1200–1900 mA peak current limit, and selectable forced PWM or auto PWM/PSM mode via the MODE pin.

The integrated LDO provides 300 mA output with 60 dB PSRR at 10 kHz, 100 µV_rms output noise (10 Hz–100 kHz), dropout as low as 50 mV at 5.2 V output, and bias current from 10 µA (no load) to 245 µA (300 mA load). All three regulators have dedicated enable pins and independent feedback inputs (FB1/FB2/FB3).

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.3 V to 5.5 V for bucks; 1.7 V to 5.5 V for LDO - supports single-cell Li-ion and wide-input industrial rails.
Buck Output Current	800 mA per channel - sufficient for FPGA core logic or microprocessor I/O domains.
LDO Output Current	300 mA - enables clean analog supply for RF transceivers or precision ADCs.
Switching Frequency	2.5 MHz to 3.5 MHz - allows use of compact 1 µH inductors and 4.7–10 µF ceramic capacitors.
Output Accuracy	±1.8% over temperature - ensures stable voltage margins for 1.8 V and 3.3 V digital logic without derating.
PSRR (LDO)	60 dB at 10 kHz - suppresses switching noise from adjacent bucks or noisy system rails.
Quiescent Current	108–175 µA (all channels enabled, no switching) - extends battery life in always-on sensor nodes.

Pinout & Package

ADP5022ACBZ-1-R7 uses a 24-lead, 4 mm × 4 mm LFCSP package with exposed pad (EPAD) recommended for soldering to ground plane. Pin count and layout match ADP5023 family; pin functions are validated per Analog Devices Rev. F datasheet.

Pin/Terminal	Circuit Role	Design Meaning
EN1, EN2, EN3	Dedicated enable inputs	Independent control of each regulator; logic-high active, VIH ≥ 1.1 V, VIL ≤ 0.4 V.
FB1, FB2, FB3	Voltage feedback nodes	Support external resistor dividers for adjustable outputs; fixed versions tie FBx to VOUTx.
MODE	Buck operating mode select	High = forced PWM (constant 3 MHz); low = auto PWM/PSM (improves light-load efficiency).
VIN1/VIN2/VIN3	Independent input supplies	VIN1/VIN2: 2.3–5.5 V for bucks; VIN3: 1.7–5.5 V for LDO - enables flexible rail sequencing.
PGND1/PGND2/AGND	Separate power and analog grounds	Minimizes coupling between switching and sensitive analog circuits; EPAD must connect to AGND.

Key Features

Feature	Design Value
Out-of-phase buck operation	Reduces RMS input capacitor current by ~30%, enabling smaller 4.7 µF input caps instead of >10 µF.
Auto PWM/PSM mode	Switches to power-save mode below 100 mA load, maintaining >85% efficiency down to 1 mA.
High LDO PSRR	60–63 dB from 10 kHz to 1 MHz - rejects noise from high-speed digital clocks or switching converters.
Low-noise LDO output	100 µV_rms (10 Hz–100 kHz) - suitable for powering RF synthesizers or precision data converters.
Thermal protection	150°C shutdown with 20°C hysteresis - prevents damage during sustained overload or poor PCB heatsinking.

Applications

Processor Power Management	Portable Medical Instrumentation
Use Scenario: Powers ARM Cortex-A series SoC with dual-core CPU, GPU, and DDR memory interface. IC Role / Device Role / Timing Role: Delivers 1.1 V @ 800 mA (CPU core), 3.3 V @ 800 mA (I/O), and 2.8 V @ 300 mA (analog subsystem) from single 3.6 V Li-ion cell. Use Value: Out-of-phase buck operation reduces input ripple, allowing compact 4.7 µF X7R input cap; LDO's 60 dB PSRR isolates RF front-end from digital switching noise.	Use Scenario: Supplies ECG front-end ASIC, Bluetooth LE radio, and OLED display driver in handheld patient monitor. IC Role / Device Role / Timing Role: Generates ultra-low-noise 1.8 V for analog signal chain, 3.3 V for BLE transceiver, and 5.0 V for display backlight from 3.7 V battery. Use Value: LDO delivers 100 µV_rms noise and 60 dB PSRR at 10 kHz - preserves ECG signal integrity; 108 µA quiescent current extends battery runtime beyond 72 hours.
Space-Constrained IoT Node	FPGA I/O Bank Regulation
Use Scenario: Powers LoRaWAN node with MCU, SX1276 transceiver, and environmental sensors in 12 mm × 12 mm PCB area. IC Role / Device Role / Timing Role: Provides 3.3 V @ 800 mA (MCU + radio), 1.8 V @ 800 mA (sensor interface), and 2.5 V @ 300 mA (precision ADC reference) from 3.6 V supply. Use Value: 4 mm × 4 mm LFCSP footprint saves >40% board area vs. discrete buck+LDO solutions; MODE pin enables forced PWM for deterministic timing in time-critical wake-up sequences.	Use Scenario: Regulates I/O banks of Xilinx Artix-7 FPGA requiring multiple voltage rails with tight transient response. IC Role / Device Role / Timing Role: Supplies 1.8 V @ 800 mA (LVDS bank), 3.3 V @ 800 mA (PCIe interface), and 2.5 V @ 300 mA (analog auxiliary) with <20 µs load-step recovery. Use Value: Buck transient response <20 µs (Fig. 25–28) meets Xilinx DC and AC switching specs; LDO's 100 mA PSM threshold ensures stable 2.5 V rail during FPGA configuration bursts.

Processor Power Management

Portable Medical Instrumentation

Use Scenario: Powers ARM Cortex-A series SoC with dual-core CPU, GPU, and DDR memory interface.

IC Role / Device Role / Timing Role: Delivers 1.1 V @ 800 mA (CPU core), 3.3 V @ 800 mA (I/O), and 2.8 V @ 300 mA (analog subsystem) from single 3.6 V Li-ion cell.

Use Value: Out-of-phase buck operation reduces input ripple, allowing compact 4.7 µF X7R input cap; LDO's 60 dB PSRR isolates RF front-end from digital switching noise.

Use Scenario: Supplies ECG front-end ASIC, Bluetooth LE radio, and OLED display driver in handheld patient monitor.

IC Role / Device Role / Timing Role: Generates ultra-low-noise 1.8 V for analog signal chain, 3.3 V for BLE transceiver, and 5.0 V for display backlight from 3.7 V battery.

Use Value: LDO delivers 100 µV_rms noise and 60 dB PSRR at 10 kHz - preserves ECG signal integrity; 108 µA quiescent current extends battery runtime beyond 72 hours.

Space-Constrained IoT Node

FPGA I/O Bank Regulation

Use Scenario: Powers LoRaWAN node with MCU, SX1276 transceiver, and environmental sensors in 12 mm × 12 mm PCB area.

IC Role / Device Role / Timing Role: Provides 3.3 V @ 800 mA (MCU + radio), 1.8 V @ 800 mA (sensor interface), and 2.5 V @ 300 mA (precision ADC reference) from 3.6 V supply.

Use Value: 4 mm × 4 mm LFCSP footprint saves >40% board area vs. discrete buck+LDO solutions; MODE pin enables forced PWM for deterministic timing in time-critical wake-up sequences.

Use Scenario: Regulates I/O banks of Xilinx Artix-7 FPGA requiring multiple voltage rails with tight transient response.

IC Role / Device Role / Timing Role: Supplies 1.8 V @ 800 mA (LVDS bank), 3.3 V @ 800 mA (PCIe interface), and 2.5 V @ 300 mA (analog auxiliary) with <20 µs load-step recovery.

Use Value: Buck transient response <20 µs (Fig. 25–28) meets Xilinx DC and AC switching specs; LDO's 100 mA PSM threshold ensures stable 2.5 V rail during FPGA configuration bursts.

Equivalent & Alternatives

The following parts are listed as comparable options for similar multi-rail PMU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADP5023ACPZ-1-R7	Same 2-buck+1-LDO architecture, identical pinout and electrical specs; differs only in factory-programmed default VOUTs.	No functional difference in circuit design; requires no schematic or layout change.	Select when fixed-output voltages match system requirements without external resistors.
TPS65023RSBR	TI part: 2× 600 mA bucks + 1× 300 mA LDO; lower max buck current (600 mA vs. 800 mA); 2.25 MHz switching.	Suitable for lower-power processors but may require derating at 85°C ambient or high duty-cycle loads.	Choose if TI ecosystem alignment or existing TPS65023 design reuse is prioritized over 800 mA headroom.

Compared with ADP5022ACBZ-1-R7, ADP5023ACPZ-1-R7 offers identical performance with preset outputs, while TPS65023RSBR trades 200 mA per buck for broader TI support and slightly lower switching frequency - critical for EMI-sensitive medical designs where 3 MHz harmonics must be suppressed.

Availability

ADP5022ACBZ-1-R7 is available at Aetrix Electronics and suitable for portable instrumentation, FPGA power delivery, and space-constrained IoT nodes requiring stable component supply across extended temperature ranges (−40°C to +125°C).

Supply support for ADP5022ACBZ-1-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.

The ADP5022 belongs to Analog Devices' micro PMU product line, engineered for compact, high-efficiency power delivery in battery-powered and thermally constrained systems such as wearables, medical sensors, and edge AI accelerators.

FAQ

What is the maximum output current capability of each regulator in ADP5022ACBZ-1-R7?

Each buck regulator in ADP5022ACBZ-1-R7 delivers up to 800 mA continuous output current, and the integrated LDO supports up to 300 mA. These ratings are validated over −40°C to +125°C junction temperature with proper PCB thermal design per the 35°C/W θ_JA spec. The ADP5022ACBZ-1-R7 datasheet specifies 1200–1900 mA peak current limit for the buck FETs, ensuring robust short-circuit protection without latch-off.

Does ADP5022ACBZ-1-R7 support adjustable output voltages?

Yes, ADP5022ACBZ-1-R7 supports both factory-programmed fixed outputs and externally adjustable outputs via FB1, FB2, and FB3 pins. For adjustable operation, connect resistor dividers from VOUTx to FBx and ground; typical feedback voltage is 0.5 V ±0.009 V. The ADP5022ACBZ-1-R7 datasheet provides full equations and example values for setting 0.8–3.8 V on bucks and 0.8–5.2 V on the LDO.

How does the MODE pin affect efficiency in ADP5022ACBZ-1-R7?

When MODE is high, ADP5022ACBZ-1-R7 operates in forced PWM mode - constant 3 MHz switching regardless of load, optimizing transient response but reducing light-load efficiency. When MODE is low, it enters auto PWM/PSM mode, switching to power-save mode below 100 mA load to maintain >85% efficiency at 1 mA. This dual-mode behavior is confirmed in Figures 9–17 of the ADP5022ACBZ-1-R7 datasheet.

What is the thermal resistance and maximum junction temperature for ADP5022ACBZ-1-R7?

ADP5022ACBZ-1-R7 has θ_JA = 35°C/W and θ_JC = 3°C/W in its 24-lead LFCSP package. Its absolute maximum junction temperature is +125°C, with thermal shutdown activating at +150°C (20°C hysteresis). The ADP5022ACBZ-1-R7 datasheet specifies these values in Tables 6 and 7 and confirms operation across −40°C to +125°C ambient when PCB layout follows recommended copper pour and EPAD grounding guidelines.

Can ADP5022ACBZ-1-R7 be used with ceramic input and output capacitors?

Yes, ADP5022ACBZ-1-R7 is fully compatible with X7R and X5R ceramic capacitors. The datasheet recommends minimum 4.7 µF input and 10 µF output capacitance per buck, and 1.0 µF for the LDO, all with ESR <1 Ω. Y5V and Z5U types are explicitly discouraged due to poor DC bias and temperature stability - a requirement directly stated in Table 5 of the ADP5022ACBZ-1-R7 datasheet.

ADP5022ACBZ-1-R7 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 16-WFBGA, WLCSP

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Topology:: Step-Down (Buck) Synchronous (2), Linear (LDO) (1)

Number of Outputs:: 3

Frequency - Switching:: 3MHz

Voltage/Current - Output 1:: 3.3V, 600mA

Voltage/Current - Output 2:: 1.5V, 600mA

Voltage/Current - Output 3:: 1.8V, 150mA

w/LED Driver:: No

w/Supervisor:: No

w/Sequencer:: No

Voltage - Supply:: 2.3V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-WLCSP (2.08x2.08)

ADP5022ACBZ-1-R7 FAQ

1.How can I place an order for ADP5022ACBZ-1-R7 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADP5022ACBZ-1-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADP5022ACBZ-1-R7 reliable?

The price and inventory of ADP5022ACBZ-1-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP5022ACBZ-1-R7 is usually 5 days.

3.What payment methods are accepted for ADP5022ACBZ-1-R7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP5022ACBZ-1-R7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADP5022ACBZ-1-R7?

ADP5022ACBZ-1-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADP5022ACBZ-1-R7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADP5022ACBZ-1-R7?

For technical support, including ADP5022ACBZ-1-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP5022ACBZ-1-R7 requirements.

6.How does Aetrix verify that ADP5022ACBZ-1-R7 is sourced from the original manufacturer or authorized distributors?

All ADP5022ACBZ-1-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP5022ACBZ-1-R7 meets industry standards.

7.What is the process for return or replacement of ADP5022ACBZ-1-R7?

All ADP5022ACBZ-1-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP5022ACBZ-1-R7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADP5022ACBZ-1-R7 part is unused and in its original packaging.

Return procedure for ADP5022ACBZ-1-R7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…