My Inquiry
My Account
Analog Devices Inc. ADP5034ACPZ-1-R7
- Part No.:
- ADP5034ACPZ-1-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADP5034ACPZ-1-R7.pdf
- Description:
- IC REG QUAD BCK/LNR SYNC 24LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,932
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP5034ACPZ-1-R7 from Analog Devices is a dual 3 MHz, 1200 mA synchronous buck regulator with two 300 mA low-dropout (LDO) regulators in a single 24-lead 4 mm × 4 mm LFCSP package. It delivers tightly regulated power to processor cores, I/O rails, and analog/digital subsystems in space-constrained portable electronics, supporting input voltages from 2.3 V to 5.5 V for bucks and 1.7 V to 5.5 V for LDOs.
For engineers reviewing the ADP5034ACPZ-1-R7 datasheet, ADP5034ACPZ-1-R7 pinout, ADP5034ACPZ-1-R7 application, or ADP5034ACPZ-1-R7 equivalent, this device enables compact dual-buck + dual-LDO power architecture with ±1.8% output accuracy, forced PWM/auto PSM mode control via MODE pin, and high PSRR (>60 dB at 10 kHz) for noise-sensitive analog supplies.
Technical Context
The ADP5034ACPZ-1-R7 integrates two out-of-phase 3 MHz buck regulators to reduce input ripple and capacitor requirements, each supporting up to 1200 mA with programmable output voltage (0.8 V–3.8 V) and ±1.8% accuracy. Its dedicated enable pins (EN1–EN4) and MODE pin allow independent channel control and dynamic efficiency optimization between forced PWM and auto PWM/PSM modes.
The two LDOs operate with ultra-low quiescent current (10 µA bias at zero load), dropout as low as 50 mV at 300 mA (for 5.2 V output), and output noise of 60 µV rms (LDO2) and 100 µV rms (LDO1) over 10 Hz–100 kHz - enabling clean supply for RF, ADC, and precision analog circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck switching frequency | 3.0 MHz ±0.5 MHz - enables use of tiny 1 µH inductors and 10 µF ceramic output capacitors, minimizing board area. |
| Buck output current | 1200 mA per channel - supports core logic rails for FPGAs and application processors without external boost. |
| LDO output current | 300 mA per channel - sufficient for analog subsystems, sensors, or memory I/O with headroom down to 50 mV dropout. |
| Output voltage accuracy | ±1.8% over temperature and line/load - ensures stable operation of voltage-sensitive digital logic and PLLs. |
| PSRR @ 10 kHz | ≥60 dB (LDO1), ≥54 dB (LDO2) - suppresses switching noise from bucks or noisy system rails feeding sensitive analog blocks. |
| Quiescent current (all channels enabled) | 108–175 µA - extends battery life in always-on portable instrumentation and medical devices. |
| Package | 24-lead LFCSP (4 mm × 4 mm, 0.5 mm pitch) with exposed pad - provides low thermal resistance (θJA = 35°C/W) for high-power density designs. |
Pinout & Package
The ADP5034ACPZ-1-R7 is housed in a 24-lead, 4 mm × 4 mm LFCSP package with an exposed thermal pad recommended to be soldered to the PCB ground plane. Pin numbering follows top-view orientation with Pin 1 marked by dot or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1, VIN2 | Buck input supply | Accepts 2.3 V–5.5 V; must be tied together and to AVIN for proper biasing and noise isolation. |
| SW1, SW2 | Buck switching node | Connects to external inductor; requires low-inductance layout and local ceramic decoupling. |
| PGND1, PGND2 | Dedicated power ground | Separate return paths for each buck stage minimize ground bounce and cross-regulator coupling. |
| EN1–EN4 | Independent enable inputs | Logic-high active; allow staggered startup, dynamic power gating, and fault isolation per rail. |
| MODE | Buck operating mode control | High = forced PWM (constant frequency); low = auto PWM/PSM (light-load efficiency optimization). |
| FB1–FB4 | Feedback inputs | Support adjustable outputs via resistor dividers; fixed versions tie FBx to VOUTx capacitor top. |
| VIN3, VIN4 | LDO input supply | Accept 1.7 V–5.5 V; independent of buck inputs, enabling post-regulation from intermediate rails. |
| VOUT1–VOUT4 | Regulated output sensing | Direct connection to output capacitor top ensures accurate remote sensing and stability. |
Key Features
| Feature | Design Value |
|---|---|
| Out-of-phase buck operation | Reduces RMS input current ripple by ~30%, allowing smaller input capacitors and lower EMI filtering burden. |
| Low-noise LDO architecture | 60–100 µV rms output noise (10 Hz–100 kHz) enables direct powering of RF transceivers and precision ADCs. |
| High PSRR across frequency | ≥54 dB up to 1 MHz - maintains signal integrity when LDOs are fed from noisy switcher outputs or shared system rails. |
| Factory-programmable or adjustable outputs | Fixed-voltage variants eliminate external resistors; adjustable versions support custom VOUT from 0.8 V to 5.2 V. |
| Thermal shutdown with hysteresis | 150°C trip with 20°C hysteresis prevents thermal runaway while avoiding oscillation near limit conditions. |
Applications
| Portable Medical Sensors | FPGA Core & I/O Power |
|---|---|
|
Use Scenario: Wearable ECG monitor with analog front-end, Bluetooth radio, and low-power MCU. IC Role / Device Role / Timing Role: ADP5034ACPZ-1-R7 supplies 1.8 V (BUCK2) to MCU core, 3.3 V (BUCK1) to BLE radio, 2.8 V (LDO1) to analog sensor interface, and 1.2 V (LDO2) to RF synthesizer. Use Value: Integrated quad-regulator eliminates four discrete DC/DCs or LDOs, reducing BOM count by >60% and PCB area by 45% versus discrete solution. |
Use Scenario: Industrial FPGA-based vision processing module requiring tight sequencing and low noise. IC Role / Device Role / Timing Role: ADP5034ACPZ-1-R7 delivers 1.2 V (BUCK1) to FPGA core, 2.5 V (BUCK2) to I/O bank, 3.3 V (LDO1) to configuration flash, and 1.8 V (LDO2) to MIPI CSI-2 receiver. Use Value: Independent EN pins enable precise power-up sequencing per FPGA vendor spec; LDOs reject switching noise from bucks to preserve signal integrity on high-speed interfaces. |
| Space-Constrained Test Equipment | ASIC Power Management Subsystem |
|
Use Scenario: Handheld spectrum analyzer with RF front-end, digitizer, and display controller. IC Role / Device Role / Timing Role: ADP5034ACPZ-1-R7 powers 1.0 V (BUCK1) RF synthesizer core, 1.8 V (BUCK2) ADC/DAC, 2.8 V (LDO1) RF LNA bias, and 3.3 V (LDO2) display backlight driver. Use Value: 3 MHz switching allows sub-2 mm² inductor footprint; LDO PSRR >60 dB at 10 kHz prevents switching artifacts from corrupting RF measurements. |
Use Scenario: Edge AI accelerator ASIC with multiple voltage domains and thermal throttling requirements. IC Role / Device Role / Timing Role: ADP5034ACPZ-1-R7 provides 0.85 V (BUCK1) to compute tile, 1.2 V (BUCK2) to memory controller, 1.8 V (LDO1) to PCIe PHY, and 3.3 V (LDO2) to management microcontroller. Use Value: MODE pin enables seamless transition between high-performance (PWM) and battery-saver (PSM) modes during workload changes; thermal shutdown protects ASIC under sustained load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-regulator power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP5034ACPZ-2-R7 | Factory-programmed fixed-output variant: BUCK1 = 1.2 V, BUCK2 = 1.8 V, LDO1 = 2.8 V, LDO2 = 3.3 V - no external feedback resistors required. | Suitable for designs where all four output voltages are known and stable; eliminates resistor placement and tolerance errors. | Select ADP5034ACPZ-2-R7 when standard voltage combinations match system needs and design cycle time is critical. |
| TPS65023RSBR | TI part with two 600 mA bucks + three 260 mA LDOs in 48-pin QFN; lower buck current rating but adds I2C interface and power sequencing control. | Better suited for systems requiring programmable sequencing, telemetry, or dynamic voltage scaling via host processor. | Choose TPS65023RSBR if firmware-controlled rail coordination or telemetry (e.g., current monitoring) is required; ADP5034ACPZ-1-R7 offers higher buck current and simpler pinout. |
Compared with ADP5034ACPZ-2-R7, the ADP5034ACPZ-1-R7 provides full external adjustability for all four outputs - essential for prototyping, multi-voltage FPGA platforms, or designs needing non-standard rail values. Against TPS65023RSBR, it trades programmability for higher buck current density and reduced component count in fixed-sequence applications.
Availability
ADP5034ACPZ-1-R7 is available at Aetrix Electronics and suitable for portable medical devices, FPGA power delivery, handheld test equipment, and edge AI accelerators requiring stable component supply with guaranteed long-term sourcing.
Supply support for ADP5034ACPZ-1-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with deep expertise in precision power management and signal chain solutions.
The ADP5034ACPZ-1-R7 belongs to Analog Devices' ADP50xx family of integrated power management ICs designed specifically for space-constrained, multi-rail applications in portable instrumentation, medical electronics, and high-density computing systems.
FAQ
What is the maximum supported input voltage for the buck regulators in the ADP5034ACPZ-1-R7?
The ADP5034ACPZ-1-R7 buck regulators (BUCK1 and BUCK2) accept an input voltage range of 2.3 V to 5.5 V. This range applies to both VIN1 and VIN2 pins, which must be connected together and to AVIN. Exceeding 5.5 V violates absolute maximum ratings and may cause permanent damage.
Does the ADP5034ACPZ-1-R7 support independent enable control for all four regulators?
Yes, the ADP5034ACPZ-1-R7 provides four dedicated enable pins: EN1 for BUCK1, EN2 for BUCK2, EN3 for LDO1, and EN4 for LDO2. Each is active-high and operates independently, enabling flexible power sequencing, dynamic rail disabling, and fault containment without affecting other outputs.
What is the purpose of the MODE pin on the ADP5034ACPZ-1-R7?
The MODE pin on the ADP5034ACPZ-1-R7 selects the buck regulator operating mode: logic high forces continuous PWM operation for constant frequency and lowest noise; logic low enables automatic PWM/PSM mode, where the device switches to power-save mode below ~100 mA load to improve light-load efficiency.
Can the ADP5034ACPZ-1-R7 be used with fixed-output voltages without external resistors?
Yes - the ADP5034ACPZ-1-R7 is the adjustable version, but Analog Devices also offers factory-programmed fixed-output variants (e.g., ADP5034ACPZ-2-R7). For ADP5034ACPZ-1-R7, fixed outputs require external resistor dividers on FB1–FB4; no internal trimming is provided, so external components define all output voltages.
What thermal performance can be expected from the ADP5034ACPZ-1-R7 in its LFCSP package?
The ADP5034ACPZ-1-R7 in the 24-lead LFCSP package has a junction-to-ambient thermal resistance (θJA) of 35°C/W and junction-to-case (θJC) of 3°C/W when the exposed pad is properly soldered to a thermal plane. This enables reliable operation at full 1200 mA buck load up to +85°C ambient with appropriate PCB copper area.
ADP5034ACPZ-1-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 1.2V, 1.2A
- Voltage/Current - Output 2:
- 3.3V, 1.2A
- Voltage/Current - Output 3:
- 2.8V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-LFCSP-WQ (4x4)
ADP5034ACPZ-1-R7 FAQ
1.How can I place an order for ADP5034ACPZ-1-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP5034ACPZ-1-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP5034ACPZ-1-R7 reliable?
The price and inventory of ADP5034ACPZ-1-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP5034ACPZ-1-R7 is usually 5 days.
3.What payment methods are accepted for ADP5034ACPZ-1-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP5034ACPZ-1-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP5034ACPZ-1-R7?
ADP5034ACPZ-1-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP5034ACPZ-1-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP5034ACPZ-1-R7?
For technical support, including ADP5034ACPZ-1-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP5034ACPZ-1-R7 requirements.
6.How does Aetrix verify that ADP5034ACPZ-1-R7 is sourced from the original manufacturer or authorized distributors?
All ADP5034ACPZ-1-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP5034ACPZ-1-R7 meets industry standards.
7.What is the process for return or replacement of ADP5034ACPZ-1-R7?
All ADP5034ACPZ-1-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP5034ACPZ-1-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP5034ACPZ-1-R7 part is unused and in its original packaging.
Return procedure for ADP5034ACPZ-1-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP5034ACPZ-1-R7 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
