My Inquiry
My Account
Analog Devices Inc. ADP5056ACCZ-R7
- Part No.:
- ADP5056ACCZ-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 43-VFLGA
- Datasheet:
-
ADP5056ACCZ-R7.pdf
- Description:
- IC REG BUCK ADJ TRPL 43LGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,097
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP5056ACCZ-R7 from Analog Devices is a triple-channel synchronous buck regulator IC integrating two 7 A channels and one 3 A channel in a single 43-terminal LGA package, supporting input voltages up to 18 V and operating up to 150°C junction temperature. It delivers precise 600 mV feedback reference with ±0.69% accuracy over −40°C to +125°C and enables parallel operation for 14 A output on Channels 1 & 2 - used in FPGA core and I/O power delivery.
For engineers reviewing the ADP5056ACCZ-R7 datasheet, ADP5056ACCZ-R7 pinout, ADP5056ACCZ-R7 application, or ADP5056ACCZ-R7 equivalent, key selection criteria include per-channel current programmability (3.5/7 A or 1.5/3 A), adjustable 250–2500 kHz switching frequency via RT resistor, precision enable threshold (0.615 V), and integrated power-good signaling across all three outputs.
Technical Context
The ADP5056ACCZ-R7 implements three independent buck regulators with integrated high-side and low-side MOSFETs: Channels 1 & 2 feature 25 mΩ/12 mΩ RDS(ON), while Channel 3 uses 85 mΩ/45 mΩ. Each channel supports external compensation, fast transient response, and programmable soft-start timing via CFG2.
It integrates a 4.8 V internal VREG rail powered from VBIAS (4.5–18 V), supports synchronization in/out on SYNC/MODE pin, and provides active output discharge switches (85 Ω) plus valley-current limiting (9.4 A min for Ch1/Ch2, 4.2 A min for Ch3) with hiccup-mode protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 2.75 V to 18 V on PVIN pins; enables direct conversion from 12 V intermediate bus without preregulator |
| Bias voltage range | 4.5 V to 18 V on VBIAS; powers internal 4.8 V regulator and control logic independently |
| Output current capability | Ch1/Ch2: 7 A each or 14 A in parallel; Ch3: 3 A - configurable via CFG1 resistor to support FPGA core/I/O or processor subsystems |
| Feedback accuracy | ±0.69% over −40°C to +125°C; ensures stable regulation under thermal stress in base station or medical enclosures |
| Switching frequency | 250 kHz to 2500 kHz, set by RT resistor or synchronized externally; allows EMI optimization and inductor size reduction |
| Junction temperature rating | −40°C to +150°C; supports deployment in high-ambient environments like small cell RF units or industrial controllers |
| Power-good signaling | Dedicated PWRGD pin with 2% hysteresis and programmable delay; enables safe sequencing of downstream logic or memory |
Pinout & Package
ADP5056ACCZ-R7 uses a 43-terminal, 5 mm × 5.5 mm land grid array (LGA) package with exposed thermal pad. Pin layout supports high-current routing via multiple PVIN, SW, and PGND terminals per channel and dedicated BST caps for gate drive integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN1/PVIN2/PVIN3 (pins 41–43, 29–31, 16) | Channel input power supply | Three independent high-voltage inputs (up to 18 V); each tied to dedicated channel's high-side FET source |
| SW1/SW2/SW3 (pins 38–40, 32–34, 15) | Switching node | Drain connection of high-side FET and source of low-side FET; requires low-ESR ceramic bootstrap capacitor to BSTx |
| BST1/BST2/BST3 (pins 12, 17, 13) | Bootstrap supply rail | Provides gate drive voltage for high-side MOSFETs; must be decoupled with 0.1 µF X7R/X5R capacitor to respective SWx |
| FB1/FB2/FB3 (pins 4, 25, 20) | Feedback sensing input | Monitors regulated output voltage via resistive divider; 600 mV reference enables 0.6 V to >5 V output programming |
| EN1/EN2/EN3 (pins 7, 23, 18) | Enable control input | Logic-level enable with 0.615 V threshold; supports precise UVLO setting and power-up sequencing |
| RT (pin 6) | Frequency setting | Connects to ground via resistor to program switching frequency from 250 kHz to 2500 kHz with ±5% tolerance |
| SYNC/MODE (pin 11) | Sync I/O or FPWM/PSM mode select | Configurable as clock input (250–2700 kHz) or output; logic level selects forced PWM or automatic pulse-skipping mode |
| PWRGD (pin 22) | Power-good flag | Open-drain output asserting when all three channels meet ±5% output tolerance; delays rising edge by tSET (2.6 ms default) |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual 7 A + single 3 A buck regulators | Reduces board area vs. discrete solutions; eliminates external MOSFET layout complexity and gate drive design |
| Programmable per-channel current limit | CFG1 resistor selects 3.5 A/7 A (Ch1/Ch2) or 1.5 A/3 A (Ch3); enables flexible power partitioning for heterogeneous SoCs |
| Active output discharge switch | 85 Ω on-resistance per channel; discharges output capacitors during shutdown to prevent backfeed and ensure safe reset |
| External frequency synchronization | SYNC/MODE pin accepts or generates clock signal (250–2700 kHz); eliminates beat frequencies in multi-rail systems |
| Thermal robustness | Rated for 150°C junction operation with 175°C thermal shutdown; supports sealed enclosure deployments without forced airflow |
Applications
| Small Cell Base Stations | FPGA Power Delivery |
|---|---|
Use Scenario: Powering RF transceivers, digital front-end ASICs, and memory in compact 4G/5G remote radio units. IC Role / Device Role / Timing Role: Triple-output PMIC delivering 1.2 V core, 1.8 V I/O, and 3.3 V auxiliary rails with tight sequencing and thermal resilience. Use Value: Eliminates need for three separate regulators and reduces thermal footprint in thermally constrained outdoor enclosures. | Use Scenario: Supplying dynamically reconfigurable logic, transceivers, and configuration memory in high-end FPGA-based accelerators. IC Role / Device Role / Timing Role: Simultaneous regulation of core (VCCINT), auxiliary (VCCAUX), and transceiver (VCCIO) rails with independent enable and power-good monitoring. Use Value: Enables deterministic power-up sequence and fast load transient response critical for bitstream loading and partial reconfiguration. |
| Medical Imaging Subsystems | Industrial Control Processors |
Use Scenario: Powering ADC/DAC signal chains, FPGA-based image processors, and sensor interfaces in portable ultrasound or MRI console modules. IC Role / Device Role / Timing Role: High-accuracy, low-noise DC/DC conversion with ±0.69% feedback tolerance and 150°C operation for fanless designs. Use Value: Maintains regulatory compliance for safety-critical applications where long-term stability and fault coverage are mandated. | Use Scenario: Supplying real-time microcontrollers, isolated I/O drivers, and Ethernet PHYs in programmable logic controllers and motor drives. IC Role / Device Role / Timing Role: Robust triple-rail generation with UVLO hysteresis, overcurrent protection, and active discharge for reliable brownout recovery. Use Value: Prevents latch-up during line transients and ensures deterministic restart after power interruption in harsh factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS544B20RTQR | Single 4 A + dual 3 A channels; lower max input (18 V same), no integrated VBIAS regulator; 32-pin QFN | Lacks bias rail independence and thermal rating (125°C max); less suitable for sealed high-temp enclosures | Preferred for cost-sensitive, lower-power FPGA I/O rails where VBIAS integration is unnecessary |
| ISL91211AIRZ-T7A | Triple 6 A buck; supports 2.8–5.5 V input only; no VBIAS pin; 40-pin 4×4 mm QFN | Requires preregulation for >5.5 V inputs; lacks 150°C rating and programmable parallel mode | Applicable only in low-input-voltage battery-powered systems, not for 12 V intermediate bus architectures |
Compared with TPS544B20RTQR and ISL91211AIRZ-T7A, the ADP5056ACCZ-R7 uniquely combines 18 V input capability, 150°C operation, integrated VBIAS regulation, and 14 A parallel mode - making it the sole option for high-density, high-temperature, high-voltage FPGA and small cell power systems.
Availability
ADP5056ACCZ-R7 is available at Aetrix Electronics and suitable for small cell base stations, FPGA power delivery, and medical imaging subsystems requiring stable component supply across extended temperature and long product lifecycles.
Supply support for ADP5056ACCZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADP5056ACCZ-R7 belongs to Analog Devices' integrated power solution (IPS) product line, designed specifically for space-constrained, thermally demanding applications requiring multiple high-current, high-accuracy DC/DC rails - such as 5G infrastructure and advanced computing platforms.
FAQ
What is the maximum input voltage supported by the ADP5056ACCZ-R7?
The ADP5056ACCZ-R7 supports a wide input voltage range of 2.75 V to 18 V on its PVIN pins, enabling direct connection to common intermediate bus voltages like 5 V, 12 V, or 15 V without preregulation. The bias input (VBIAS) operates from 4.5 V to 18 V and powers the internal 4.8 V regulator. Absolute maximum ratings allow up to 21 V transiently, but sustained operation above 18 V is not specified for ADP5056ACCZ-R7.
How does the ADP5056ACCZ-R7 achieve 14 A output on Channels 1 and 2?
The ADP5056ACCZ-R7 achieves 14 A output by configuring Channels 1 and 2 in parallel operation using a 23.7 kΩ resistor on the CFG1 pin. This mode synchronizes switching, balances current between the two 7 A channels, and maintains regulation integrity. The ADP5056ACCZ-R7 datasheet confirms this configuration delivers continuous 14 A output with shared feedback and coordinated soft-start - a capability not available in most competing triple-buck ICs.
Does the ADP5056ACCZ-R7 include internal MOSFETs?
Yes, the ADP5056ACCZ-R7 integrates both high-side and low-side power MOSFETs for all three buck channels. Channel 1 and Channel 2 each use 25 mΩ high-side and 12 mΩ low-side FETs; Channel 3 uses 85 mΩ high-side and 45 mΩ low-side FETs. These are verified in the Buck Regulator Specifications table (pages 5–6 of Rev. 0 datasheet) and eliminate the need for external power switches in ADP5056ACCZ-R7 designs.
What is the purpose of the VBIAS pin on the ADP5056ACCZ-R7?
The VBIAS pin on the ADP5056ACCZ-R7 supplies power to the internal 4.8 V regulator (VREG), which in turn powers the control logic, error amplifiers, and gate drivers. Operating from 4.5 V to 18 V, VBIAS decouples bias supply from the main PVIN rails - improving efficiency and noise immunity. This architecture allows ADP5056ACCZ-R7 to maintain regulation even if one PVIN rail drops out, a key reliability feature confirmed in the General Description section.
Can the ADP5056ACCZ-R7 operate at 150°C junction temperature?
Yes, the ADP5056ACCZ-R7 is fully specified and qualified for continuous operation at −40°C to +150°C junction temperature, with thermal shutdown triggered at 175°C and 15°C hysteresis. This rating is explicitly stated in the General Description and Absolute Maximum Ratings tables. The 43-terminal LGA package and thermal pad design support this rating, making ADP5056ACCZ-R7 suitable for fanless, sealed, or high-ambient industrial and telecom applications.
ADP5056ACCZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 43-VFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 2.75V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.615V
- Voltage - Output (Max):
- 18V
- Current - Output:
- 3A, 7A, 14A
- Frequency - Switching:
- 250kHz ~ 2.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 43-LGA (5x5.5)
ADP5056ACCZ-R7 FAQ
1.How can I place an order for ADP5056ACCZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP5056ACCZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP5056ACCZ-R7 reliable?
The price and inventory of ADP5056ACCZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP5056ACCZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP5056ACCZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP5056ACCZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP5056ACCZ-R7?
ADP5056ACCZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP5056ACCZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP5056ACCZ-R7?
For technical support, including ADP5056ACCZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP5056ACCZ-R7 requirements.
6.How does Aetrix verify that ADP5056ACCZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP5056ACCZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP5056ACCZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP5056ACCZ-R7?
All ADP5056ACCZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP5056ACCZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP5056ACCZ-R7 part is unused and in its original packaging.
Return procedure for ADP5056ACCZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP5056ACCZ-R7 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
