My Inquiry
My Account
Analog Devices Inc. ADP5070ACPZ-R7
- Part No.:
- ADP5070ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 20-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADP5070ACPZ-R7.pdf
- Description:
- IC REG BST SEPIC ADJ DL 20LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,748
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP5070ACPZ-R7 from Analog Devices is a dual DC-to-DC switching regulator generating independently regulated positive (up to +39 V) and negative (down to VIN − 39 V) outputs from a 2.85 V to 15 V input. It integrates a 1.0 A boost switch and 0.6 A inverting switch, supports 1.2 MHz/2.4 MHz operation with external synchronization (1.0–2.6 MHz), and delivers symmetric or sequenced startup for bipolar supply rails in precision analog systems.
For engineers reviewing the ADP5070ACPZ-R7 datasheet, ADP5070ACPZ-R7 pinout, ADP5070ACPZ-R7 application, or ADP5070ACPZ-R7 equivalent, key selection criteria include independent resistor-programmable VPOS/VNEG regulation, true shutdown capability, slew rate control for EMI reduction, and out-of-phase switching for lower input ripple-critical when powering ADCs, DACs, CCD bias, or RF PA stages.
Technical Context
The ADP5070ACPZ-R7 implements two independent PWM regulators: a boost converter with 0.8 V feedback reference and an inverting converter referenced to a 1.60 V internal VREF. Each uses current-mode control with transconductance error amplifiers (gM = 270–330 μA/V), programmable soft start (4–32 ms), and slew rate–controlled MOSFET drivers to manage EMI.
It features precision enable inputs (EN1/EN2) with 1.05 V threshold, SEQ pin–controlled startup sequencing (VPOS-first, VNEG-first, or simultaneous), and robust protection including UVLO (2.85 V rising), OCP (1.1 A boost / 0.66 A inverter), OVP at FB pins, and thermal shutdown at 150°C with 15°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.85 V to 15 V - supports single-cell Li-ion, USB, and industrial 3.3 V/5 V/12 V rails without pre-regulation. |
| Positive Output Range | Up to +39 V - enables high-voltage bias for op-amps, photodiode circuits, and RF PAs. |
| Negative Output Range | Down to VIN − 39 V - allows rail-to-rail negative output (e.g., −34 V at 5 V input) for CCD and precision instrumentation. |
| Switch Current Ratings | 1.0 A (boost), 0.6 A (inverter) - defines maximum continuous load per rail under thermal limits. |
| Switching Frequency | 1.2 MHz or 2.4 MHz (pin-selectable); 1.0–2.6 MHz sync-capable - enables compact magnetics and noise-sensitive frequency placement. |
| Soft Start Time | 4 ms (default) to 32 ms (resistor-programmable) - prevents inrush current into large output capacitors. |
| Quiescent Current | 4.0 mA (operating), 10 μA (shutdown) - ensures low standby power in battery-powered systems. |
Pinout & Package
ADP5070ACPZ-R7 is packaged in a 4 mm × 4 mm, 20-lead LFCSP with exposed pad (EPAD), rated for −40°C to +125°C junction temperature. The EPAD must be soldered to AGND for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW1 | Boost regulator switching node | Connects to inductor/diode of boost stage; requires low-inductance layout for EMI control. |
| SW2 | Inverting regulator switching node | Connects to inductor/diode of inverter stage; operates 180° out-of-phase with SW1 to reduce input ripple. |
| FB1 | Boost output voltage feedback | 0.8 V reference input; resistor divider sets VPOS - accuracy ±1.5% over temperature. |
| FB2 | Inverting output voltage feedback | References to 1.60 V VREF; resistor divider sets VNEG - accuracy ±1.5% over temperature. |
| EN1 / EN2 | Precision enable inputs | 1.05 V threshold; independent control of each regulator for flexible power sequencing. |
| SEQ | Startup sequence control | Open = manual enable; tied to VREG = simultaneous startup; grounded = sequenced (VPOS or VNEG first). |
| SLEW | Driver slew rate control | Open = fast (efficiency), VREG = normal, AGND = slow (lowest EMI). |
| SYNC/FREQ | Frequency selection/sync input | Low = 1.2 MHz, high = 2.4 MHz, or external clock 1.0–2.6 MHz for noise-sensitive applications. |
| SS | Soft start timer programming | Open = 4 ms; resistor to AGND extends time up to 32 ms to limit inrush. |
| PGND / AGND | Power and analog ground | Separate pins minimize noise coupling; EPAD connects to AGND. |
Key Features
| Feature | Design Value |
|---|---|
| Independent VPOS/VNEG regulation | Each output set via dedicated resistor dividers - eliminates cross-regulation drift in dual-rail systems. |
| True shutdown mode | Both regulators fully disconnect loads from input - achieves 10 μA shutdown current and zero output leakage. |
| Out-of-phase switching | SW1 and SW2 driven 180° apart - reduces RMS input capacitor current by ~30% versus in-phase operation. |
| Slew rate–controlled drivers | Three selectable slew rates via SLEW pin - balances efficiency vs. EMI without external gate resistors. |
| Flexible startup sequencing | SEQ pin configures VPOS-first, VNEG-first, or simultaneous startup - meets strict analog supply ramp requirements. |
| Integrated protection suite | UVLO, OCP, OVP (at FB pins), TSD - avoids external fault monitoring circuitry in space-constrained designs. |
Applications
| Bipolar Amplifier Supply | CCD Bias Generation |
|---|---|
Use Scenario: Powering high-precision op-amp stages requiring matched ±15 V rails with tight regulation and low noise. IC Role / Device Role / Timing Role: Dual-rail DC-DC controller delivering independently trimmed, low-drift positive and negative supplies. Use Value: Enables rail symmetry within ±0.5% across temperature, reducing offset drift and improving PSRR in instrumentation amplifiers. | Use Scenario: Generating high-voltage negative bias (e.g., −20 V to −30 V) for charge-coupled device pixel arrays in scientific imaging. IC Role / Device Role / Timing Role: Inverting regulator configured for deep negative output with precise feedback referencing to internal 1.60 V VREF. Use Value: Delivers stable −28 V @ 20 mA with <0.3% line/load regulation - critical for CCD charge transfer efficiency and dark current control. |
| Optical Module Supply | RF Power Amplifier Bias |
Use Scenario: Providing isolated ±5 V or ±12 V rails for laser diode drivers and transimpedance amplifiers in fiber-optic transceivers. IC Role / Device Role / Timing Role: Compact dual-output regulator with synchronized switching to minimize conducted EMI near sensitive analog front-ends. Use Value: 1.2 MHz/2.4 MHz operation allows filtering with small 10 µH inductors; out-of-phase switching cuts input ripple by 40%. | Use Scenario: Supplying high-efficiency, low-noise positive bias (e.g., +5 V to +12 V) and negative gate bias (e.g., −3 V to −8 V) for GaAs/GaN RF PAs. IC Role / Device Role / Timing Role: Dual-channel regulator supporting fast transient response and slew-controlled switching to suppress RF band interference. Use Value: Achieves <100 µVpp output ripple at 2.4 MHz with optional LC filtering - preserves PA linearity and adjacent channel power ratio (ACPR). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output DC-DC regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP5071ACPZ-R7 | Higher boost (2.0 A) and inverter (1.2 A) switch ratings; otherwise identical pinout and feature set. | Supports higher output current loads (e.g., >150 mA VPOS, >75 mA VNEG) without thermal derating. | Select ADP5071ACPZ-R7 when peak load exceeds ADP5070ACPZ-R7's 1.0 A / 0.6 A limits - same PCB layout, no redesign needed. |
| LT3582EFE#TRPBF | Fixed 1.2 MHz frequency only; no external sync; no slew rate control; different pinout and compensation scheme. | Lacks programmable sequencing and soft start; requires separate loop compensation design effort. | Choose LT3582EFE#TRPBF only if fixed-frequency operation suffices and board space permits re-layout - not drop-in compatible. |
Compared with ADP5070ACPZ-R7, ADP5071ACPZ-R7 offers higher current headroom with full compatibility, while LT3582EFE#TRPBF trades flexibility for simplicity but demands layout changes and lacks key features like slew control and sequencing.
Availability
ADP5070ACPZ-R7 is available at Aetrix Electronics and suitable for precision analog power, optical module bias, and RF amplifier supply applications requiring stable component supply, long-term manufacturability, and guaranteed traceable sourcing.
Supply support for ADP5070ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADP5070ACPZ-R7 belongs to Analog Devices' precision dual-output DC-DC regulator product line, engineered specifically for noise-sensitive analog systems requiring independently regulated, sequenced, and low-EMI bipolar supplies.
FAQ
What is the maximum positive output voltage achievable with the ADP5070ACPZ-R7?
The ADP5070ACPZ-R7 supports an adjustable positive output voltage up to +39 V, limited by its integrated 1.0 A boost switch's 39 V maximum drain-source voltage rating. This is achieved using a resistor divider on the FB1 pin referenced to the 0.8 V internal feedback voltage, with proper selection of external components (inductor, diode, capacitor) rated for the target voltage and current.
Can the ADP5070ACPZ-R7 generate both positive and negative outputs simultaneously from a single input supply?
Yes, the ADP5070ACPZ-R7 is designed to generate independently regulated positive (VPOS) and negative (VNEG) outputs simultaneously from a single 2.85 V to 15 V input. Its dual-regulator architecture - a boost stage for VPOS and an inverting stage for VNEG - operates with out-of-phase switching to minimize input ripple and supports coordinated or sequenced startup via the SEQ pin.
How does the SEQ pin affect startup behavior of the ADP5070ACPZ-R7?
The SEQ pin on the ADP5070ACPZ-R7 determines startup sequence: open = individual EN1/EN2 control; tied to VREG = simultaneous VPOS/VNEG startup upon EN2 assertion; grounded = sequenced startup where either EN1 or EN2 initiates the first rail, and the other follows. This enables compliance with strict analog supply ramp requirements in precision data converters and amplifiers.
What protection features are built into the ADP5070ACPZ-R7?
The ADP5070ACPZ-R7 includes undervoltage lockout (UVLO), overcurrent protection (OCP) with 1.1 A (boost) and 0.66 A (inverter) thresholds, overvoltage protection (OVP) at FB1/FB2 pins, and thermal shutdown (TSD) at 150°C with 15°C hysteresis. These features operate autonomously without external components, ensuring robust operation under fault conditions.
Is the ADP5070ACPZ-R7 compatible with external clock synchronization?
Yes, the ADP5070ACPZ-R7 supports external clock synchronization via the SYNC/FREQ pin, accepting input frequencies from 1.0 MHz to 2.6 MHz. This allows system-level noise management by aligning switching edges with quiet periods or avoiding sensitive frequency bands - a key advantage over fixed-frequency alternatives.
ADP5070ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up, Step-Up/Step-Down
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Boost, SEPIC
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.85V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 0.8V, 1.6V
- Voltage - Output (Max):
- ±39V
- Current - Output:
- 600mA, 1A
- Frequency - Switching:
- 1.2MHz, 2.4MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-LFCSP (4x4)
ADP5070ACPZ-R7 FAQ
1.How can I place an order for ADP5070ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP5070ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP5070ACPZ-R7 reliable?
The price and inventory of ADP5070ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP5070ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP5070ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP5070ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP5070ACPZ-R7?
ADP5070ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP5070ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP5070ACPZ-R7?
For technical support, including ADP5070ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP5070ACPZ-R7 requirements.
6.How does Aetrix verify that ADP5070ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP5070ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP5070ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP5070ACPZ-R7?
All ADP5070ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP5070ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP5070ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADP5070ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP5070ACPZ-R7 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
