My Inquiry
My Account
Analog Devices Inc. ADP5073ACPZ-R7
- Part No.:
- ADP5073ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADP5073ACPZ-R7.pdf
- Description:
- IC REG BUCK BST ADJ 1.2A 16LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,056
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP5073ACPZ-R7 from Analog Devices is a high-performance DC-to-DC inverting regulator IC that generates adjustable negative output rails up to 39 V below input voltage, features integrated 1.2 A main switch, 1.2/2.4 MHz switching frequency selection, precision enable control, and power-good output - used in RF PA bias, high-speed ADC/DAC supplies, and optical module power management.
For engineers reviewing the ADP5073ACPZ-R7 datasheet, ADP5073ACPZ-R7 pinout, ADP5073ACPZ-R7 application, or ADP5073ACPZ-R7 equivalent, key selection considerations include its dual-frequency operation (1.2/2.4 MHz), slew-rate programmable driver for EMI reduction, resistor-programmable soft start, −40°C to +125°C junction temperature rating, and 3 mm × 3 mm 16-lead LFCSP package with exposed thermal pad.
Technical Context
The ADP5073ACPZ-R7 implements a fixed-frequency PWM inverting topology with internal phase-locked loop oscillator supporting pin-selectable 1.2 MHz or 2.4 MHz operation, plus external synchronization from 1.0 MHz to 2.6 MHz. Its error amplifier drives a current-mode control loop with programmable peak current limit (1.2 A min) and hiccup-mode overcurrent protection.
It integrates two independent regulators: a 4.25 V internal VREG supply for internal circuitry and a 1.60 V reference (±0.5% at 25°C) for feedback sensing. The device uses precision enable threshold (1.15 V typical) and provides open-drain PWRGD with 0.7 V trip threshold referenced to VREF–VFB, enabling accurate system power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.85 V to 15 V - supports single-cell Li-ion, 3.3 V, 5 V, and 12 V system rails without pre-regulation. |
| Negative Output Range | Adjustable down to VIN − 39 V - enables generation of −30 V from 12 V input or −15 V from 5 V input for bipolar analog stages. |
| Switch Current Rating | 1.2 A (min) - sufficient to deliver ≥600 mA at −15 V from 12 V input per typical performance curves. |
| Switching Frequency | 1.2 MHz or 2.4 MHz (pin-selectable); 1.0–2.6 MHz sync-capable - allows noise-sensitive placement near RF sections or high-density layout optimization. |
| Reference Accuracy | ±0.5% at 25°C, ±1.5% over −40°C to +125°C - ensures stable output regulation across industrial temperature range. |
| Quiescent Current | 4.0 mA (typ) operating, 10 µA (max) shutdown - enables low-power standby in battery-backed instrumentation. |
| Protection Features | UVLO (2.85 V rising), OCP, OVP on FB pin, TSD (150°C), and true load disconnect in shutdown - meets robustness requirements for embedded industrial systems. |
Pinout & Package
ADP5073ACPZ-R7 is housed in a 3 mm × 3 mm, 16-lead Lead Frame Chip Scale Package (LFCSP) with exposed thermal pad. The package supports high thermal efficiency (θJA = 75.01°C/W) and requires soldering the EPAD to PCB ground plane for optimal thermal performance and EMI suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (Pin 1) | Switching Node | Connects to inductor and diode anode; carries high dv/dt switching waveform - requires tight layout and ground shielding. |
| SLEW (Pin 2) | Slew Rate Control | Configures MOSFET driver slew: open = fast (best efficiency), VREG = normal, GND = slow (lowest EMI). |
| PWRGD (Pin 3) | Power-Good Output | Open-drain signal indicating VOUT stability; requires external pull-up to VREG (or ≤5.5 V supply) for logic-level assertion. |
| SYNC/FREQ (Pin 4) | Frequency Selection/Sync Input | Low = 1.2 MHz, high = 2.4 MHz, or external clock 1.0–2.6 MHz - enables synchronized switching in multi-rail systems. |
| SS (Pin 5) | Soft Start Programming | Open = 4 ms default; resistor to GND extends time up to 32 ms - prevents inrush current into large output capacitors. |
| EN (Pin 6) | Precision Enable Input | Threshold 1.15 V (±25 mV); internal 1.48 MΩ pull-down - supports clean sequencing and programmable UVLO via resistor divider. |
| COMP (Pin 7) | Error Amplifier Compensation | Connect RC network between COMP and GND to stabilize control loop - critical for transient response and phase margin. |
| FB (Pin 8) | Feedback Input | Senses VREF − VFB = 0.8 V target; connects to resistor divider from VOUT to VREF - sets negative output voltage precisely. |
| VREF (Pin 9) | Reference Output | 1.60 V ±0.5% source for FB divider - requires 1.0 µF ceramic capacitor to GND for noise immunity and stability. |
| GND (Pin 10) | Analog Ground | Primary return path for feedback, reference, and compensation circuits - must be star-connected to minimize noise coupling. |
| VREG (Pin 11) | Internal Regulator Output | 4.25 V supply for internal logic and PWRGD pull-up - not for external loading; requires 1.0 µF ceramic capacitor to GND. |
| PVIN (Pin 12) | Power Input (Switch Side) | Supplies high-current path to internal MOSFET switch - decouple with ≥5.6 µF ceramic close to pin. |
| AVIN (Pin 13) | Analog Input Supply | Powers control circuitry, reference, and EN/COMP/FB blocks - decouple with ≥3.3 µF ceramic close to pin. |
| NIC (Pins 14–16) | No Internal Connection | Thermally connected to die substrate; connect to PCB ground plane to enhance thermal dissipation and reduce θJA. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Slew Rate Control | Three discrete settings (fast/normal/slow) via SLEW pin connection - reduces EMI by >10 dB in conducted emissions without sacrificing full-load efficiency. |
| Resistor-Programmable Soft Start | 4 ms to 32 ms adjustment range using single external resistor - eliminates startup inrush into 10–100 µF output capacitors. |
| External Clock Synchronization | 1.0–2.6 MHz sync input accepts CMOS-level clock - enables noise-free coexistence with ADC sampling clocks or RF LO signals. |
| True Load Disconnect in Shutdown | Internal switch isolates VOUT from input during EN = low - prevents reverse current and ensures zero quiescent load on source rail. |
| Integrated Power-Good Monitoring | Monitors VREF − VFB with 0.7 V threshold and 28 Ω pull-down FET - provides reliable system reset signaling without external comparators. |
Applications
| Bipolar Amplifier Supply | RF Power Amplifier Bias |
|---|---|
|
Use Scenario: Generating symmetric ±15 V rails for precision op-amps and instrumentation amplifiers in test equipment. IC Role / Device Role / Timing Role: Inverting regulator providing stable, low-noise negative rail synchronized to positive supply startup sequence. Use Value: Enables rail-to-rail input/output swing and minimizes offset drift via matched PSRR across both rails. |
Use Scenario: Providing adjustable negative gate bias (e.g., −3 V to −8 V) for GaAs pHEMT RF power amplifiers in wireless infrastructure. IC Role / Device Role / Timing Role: High-efficiency inverting converter delivering precise, low-ripple bias under dynamic PA envelope tracking. Use Value: Supports fast bias modulation with <4 ms soft start and slew-controlled switching to avoid RF band interference. |
| High-Speed Data Converter Supply | Optical Transceiver Module |
|
Use Scenario: Powering high-resolution ADCs and DACs requiring clean −5 V or −12 V analog supplies in medical imaging systems. IC Role / Device Role / Timing Role: Low-noise inverting regulator with programmable slew rate and sync capability to avoid sampling-time noise coupling. Use Value: Achieves <−70 dBc SNR degradation at 1 MSPS by reducing switching noise near Nyquist band through EMI-optimized layout. |
Use Scenario: Generating −5.2 V bias for laser diode drivers and transimpedance amplifiers in 10G/25G optical modules. IC Role / Device Role / Timing Role: Compact, thermally efficient inverter meeting tight board area constraints and −40°C to +85°C operating range. Use Value: Delivers 600 mA at −5.2 V from 3.3 V input in 9 mm² footprint while maintaining <150°C junction temperature under full load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverting regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP5074ACPZ-R7 | Higher 2.4 A switch current; same 16-lead LFCSP package; identical pinout and feature set except increased current capability. | Required when output load exceeds 600 mA at −15 V or demands higher peak current for pulsed loads. | Select ADP5074ACPZ-R7 only if ≥1.2 A continuous output current is required; otherwise ADP5073ACPZ-R7 offers better cost and thermal efficiency at typical loads. |
| LT3467EDD#TRPBF | 1.3 A switch; 1.2 MHz fixed frequency; no sync input, no slew control, no PWRGD; 10-lead DFN (3 mm × 3 mm). | Lacks precision enable, soft start programming, and EMI-reduction features - suitable only for cost-sensitive, non-critical analog rails. | Choose LT3467EDD#TRPBF only for simple, low-complexity designs where EMI, sequencing, and protection are secondary; ADP5073ACPZ-R7 provides superior integration for demanding applications. |
Compared with ADP5074ACPZ-R7, the ADP5073ACPZ-R7 delivers optimal thermal performance at mid-range loads (300–600 mA) due to lower conduction losses, while compared with LT3467EDD#TRPBF, it adds critical system-level features including synchronization, slew control, and power-good signaling - making it suitable for high-integrity analog and RF subsystems.
Availability
ADP5073ACPZ-R7 is available at Aetrix Electronics and suitable for RF power amplifier bias, high-speed data converter supplies, and optical transceiver modules requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADP5073ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and a focus on precision, reliability, and signal integrity.
The ADP5073ACPZ-R7 belongs to Analog Devices' ADP507x family of high-efficiency, wide-input inverting regulators - engineered specifically for noise-sensitive analog and RF power management in test equipment, communications infrastructure, and industrial instrumentation.
FAQ
What is the maximum negative output voltage achievable with the ADP5073ACPZ-R7?
The ADP5073ACPZ-R7 supports an adjustable negative output down to VIN − 39 V. With a 15 V input, this enables generation of up to −24 V; with a 12 V input, it achieves −27 V. The absolute maximum SW node voltage rating is PVIN − 40 V, so output voltage must remain within this limit to avoid damage. Real-world maximums depend on external component ratings - especially diode reverse voltage and output capacitor voltage rating.
Does the ADP5073ACPZ-R7 support external frequency synchronization, and what is the valid input range?
Yes, the ADP5073ACPZ-R7 supports external frequency synchronization via the SYNC/FREQ pin across 1.0 MHz to 2.6 MHz. The input must meet CMOS logic thresholds (VH ≥ 1.3 V, VL ≤ 0.4 V), with minimum pulse widths of 100 ns high and 100 ns low. This capability allows precise noise alignment in systems with multiple switching regulators or sensitive RF sections, eliminating beat frequencies and easing EMI filtering.
How does the slew rate control on the ADP5073ACPZ-R7 affect EMI and efficiency?
The ADP5073ACPZ-R7's SLEW pin offers three discrete slew rate settings: open (fastest), tied to VREG (normal), or tied to GND (slowest). Slower slew reduces high-frequency harmonics and conducted EMI by >10 dB but increases switching losses, lowering full-load efficiency by ~2–3%. Fast slew maximizes efficiency (>85% at 500 mA) but raises EMI risk near sensitive analog circuits - making it ideal for RF-adjacent layouts only when paired with proper shielding and filtering.
What is the purpose of the separate PVIN and AVIN pins on the ADP5073ACPZ-R7?
PVIN supplies the high-current power path to the internal MOSFET switch, while AVIN powers the analog control circuitry (reference, error amplifier, EN comparator, etc.). Separating these paths prevents switching noise from modulating the feedback reference or enable threshold. Layout best practice requires individual 5.6 µF (PVIN) and 3.3 µF (AVIN) ceramic decoupling capacitors placed as close as possible to their respective pins - ensuring stable regulation and precise sequencing behavior for the ADP5073ACPZ-R7.
Can the ADP5073ACPZ-R7 be used in automotive applications, and what temperature rating does it support?
The ADP5073ACPZ-R7 is rated for −40°C to +125°C junction temperature and includes automotive-grade protections: UVLO, OCP, OVP, TSD, and precision enable with hysteresis. While not AEC-Q200 qualified, its thermal performance (θJA = 75°C/W), robust protection suite, and 16-lead LFCSP package make it suitable for under-hood industrial and commercial automotive subsystems - such as infotainment power supplies or sensor interface rails - provided board-level thermal design maintains TJ ≤ 125°C under worst-case ambient and load conditions.
ADP5073ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Ratiometric, Step-Up/Step-Down
- Output Configuration:
- Negative
- Topology:
- Buck-Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.85V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- Vin-39V
- Voltage - Output (Max):
- -
- Current - Output:
- 1.2A
- Frequency - Switching:
- 1.2MHz, 2.4MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (3x3)
ADP5073ACPZ-R7 FAQ
1.How can I place an order for ADP5073ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP5073ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP5073ACPZ-R7 reliable?
The price and inventory of ADP5073ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP5073ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP5073ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP5073ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP5073ACPZ-R7?
ADP5073ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP5073ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP5073ACPZ-R7?
For technical support, including ADP5073ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP5073ACPZ-R7 requirements.
6.How does Aetrix verify that ADP5073ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP5073ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP5073ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP5073ACPZ-R7?
All ADP5073ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP5073ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP5073ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADP5073ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP5073ACPZ-R7 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
