My Inquiry
My Account
Analog Devices Inc. ADP5133ACBZ-R7
- Part No.:
- ADP5133ACBZ-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-WFBGA, WLCSP
- Datasheet:
-
ADP5133ACBZ-R7.pdf
- Description:
- IC REG BUCK ADJ 800MA DL 16WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,390
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP5133ACBZ-R7 from Analog Devices is a dual-channel, high-frequency buck regulator IC integrating two independent 800 mA synchronous step-down converters in a 16-ball, 2 mm × 2 mm WLCSP package. It operates from 2.3 V to 5.5 V input, delivers adjustable output voltages from 0.6 V to 3.8 V per channel, and switches at 3 MHz with forced PWM or auto PWM/PSM modes-enabling compact power delivery for space-constrained portable processors and RF chipsets.
For engineers reviewing the ADP5133ACBZ-R7 datasheet, ADP5133ACBZ-R7 pinout, ADP5133ACBZ-R7 application, or ADP5133ACBZ-R7 equivalent, key selection criteria include dual-channel 800 mA current capability, ±1.8% output voltage accuracy, out-of-phase switching for reduced input ripple, dedicated EN1/EN2 enable control, and thermal shutdown with 150°C trip point and 20°C hysteresis.
Technical Context
The ADP5133ACBZ-R7 implements two independent current-mode PWM buck regulators sharing a single 3 MHz oscillator but operating 180° out of phase to minimize input capacitor RMS current and system noise. Each channel features programmable soft start, active pull-down (75 Ω), and independent enable (EN1/EN2) with logic-high activation.
Its MODE pin selects between forced PWM (constant 3 MHz operation regardless of load) and auto PWM/PSM (transitioning to burst-mode below 100 mA load per channel), while UVLO on VIN1 triggers shutdown at 2.275 V (rising) and 1.95 V (falling). Thermal protection disables both regulators above 150°C junction temperature and re-enables only after cooling to ≤130°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.3 V to 5.5 V - supports single-cell Li-ion, USB, and wide-input industrial rails without external pre-regulation. |
| Output Current per Channel | 800 mA - sufficient to power core logic or I/O domains of FPGAs, ASICs, and RF transceivers. |
| Switching Frequency | 3 MHz (±0.5 MHz) - enables use of sub-2 µH inductors and <10 µF ceramic output capacitors for ultra-compact layouts. |
| Output Voltage Accuracy | ±1.8% - ensures stable supply under full temperature range (−40°C to +125°C) and line/load variation. |
| Feedback Reference Voltage | 0.5 V (0.491–0.509 V) - sets precise resistor-divider ratio for accurate external VOUT programming. |
| PSM Threshold Current | 100 mA - defines deterministic light-load efficiency transition point for each buck independently. |
| Thermal Shutdown | 150°C trip with 20°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design. |
Pinout & Package
ADP5133ACBZ-R7 uses a 16-ball, 0.5 mm pitch Wafer-Level Chip Scale Package (WLCSP), measuring 2 mm × 2 mm with bottom-side ball layout optimized for minimal PCB footprint and thermal performance (θJA = 57°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB1, FB2 | Buck 1 & 2 feedback inputs | Connect to resistor divider midpoint to set VOUT1/VOUT2; internal 0.5 V reference enables precise external regulation. |
| EN1, EN2 | Active-high enable inputs | Independent control of BUCK1/BUCK2 startup/shutdown; no sequencing required unless externally coordinated. |
| MODE | Operating mode select | High = forced PWM (fixed 3 MHz); low = auto PWM/PSM (dynamic mode switching below 100 mA per channel). |
| VIN1, VIN2 | Input supplies for BUCK1/BUCK2 | Must be tied together; 2.3–5.5 V range with integrated UVLO (2.275 V rising threshold). |
| VOUT1, VOUT2 | Regulated output sensing nodes | Direct connection to output caps; used internally for active pull-down discharge when disabled. |
| SW1, SW2 | Switching node outputs | Drive external inductors; require low-ESR ceramic caps and careful layout to minimize EMI and ringing. |
| PGND1, PGND2 | Dedicated power grounds | Separate return paths for each buck's high-current loop-critical for minimizing ground bounce and crosstalk. |
| AGND | Analog ground | Common reference for feedback, enable, and mode pins; must be connected to PGND at single point near IC. |
Key Features
| Feature | Design Value |
|---|---|
| Out-of-phase switching | BUCK2 starts 180° after BUCK1-reduces input capacitor RMS current by ~30% and lowers conducted EMI. |
| Active pull-down | 75 Ω internal resistor discharges VOUTx rapidly upon disable or fault-prevents floating outputs and aids system reset timing. |
| Independent soft start | Controlled VOUT ramp-up per channel avoids inrush current spikes into large output capacitance banks. |
| Short-circuit protection | Frequency foldback to 1.5 MHz on hard short-limits peak inductor current and prevents thermal runaway. |
| 100% duty-cycle operation | PFET remains fully on during low-VIN/high-load conditions-maintains regulation down to VIN ≈ VOUT + dropout. |
Applications
| Mobile Baseband Processor Power | FPGA Core & I/O Domain Supply |
|---|---|
Use Scenario: Dual-rail power for LTE/5G baseband SoCs requiring separate 1.2 V core and 1.8 V I/O supplies with fast transient response. IC Role / Device Role / Timing Role: Primary DC/DC converter delivering regulated, sequenced, and low-noise power to processor subsystems. Use Value: Out-of-phase switching minimizes input ripple on shared battery rail; 3 MHz operation allows 1 µH inductors and 10 µF output caps-reducing total solution size by >40% vs. 1 MHz alternatives. |
Use Scenario: Compact, dual-output supply for Xilinx Artix-7 or Intel MAX 10 FPGA configurations where board area is constrained. IC Role / Device Role / Timing Role: Integrated dual-buck PMU replacing discrete regulators and reducing BOM count by 2×. Use Value: Independent EN1/EN2 enables flexible power-up sequencing; ±1.8% accuracy ensures reliable FPGA configuration and operation across temperature. |
| Portable Medical Sensor Hub | RF Front-End Power for IoT Transceivers |
Use Scenario: Battery-powered wearable ECG or pulse oximeter requiring ultra-low quiescent current and clean analog supply rails. IC Role / Device Role / Timing Role: Main power management IC supplying ADC, sensor interface, and BLE radio subsystems. Use Value: Auto PWM/PSM mode achieves <130 µA standby current with both channels enabled-extending battery life in sleep states without sacrificing wake-up speed. |
Use Scenario: Powering Si4463 or nRF52840 RF transceivers needing tightly regulated 3.3 V PA and 1.8 V digital rails in sub-10 mm² modules. IC Role / Device Role / Timing Role: High-frequency buck regulator delivering low-noise, low-ripple power to sensitive RF circuitry. Use Value: 3 MHz switching pushes noise spectrum beyond RF receive bands; dedicated PGND1/PGND2 isolation prevents digital switching noise from coupling into RF analog sections. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP5033ACBZ-REEL7 | Same 2×800 mA bucks in WLCSP, but adds two 300 mA LDOs; larger 16-ball CB-16-8 package with different pinout. | Supports mixed-signal systems needing clean auxiliary LDO rails alongside main bucks. | Select ADP5033ACBZ-REEL7 only if LDO integration is required-ADP5133ACBZ-R7 offers lower cost and simpler layout for pure buck-only designs. |
| ADP5134ACPZ-R7 | Higher-current dual buck (1.2 A/300 mA) in 24-pin LFCSP; includes precision enable thresholds and power-good outputs. | Suitable for higher-power applications like industrial controllers requiring fault reporting and tighter enable control. | Choose ADP5134ACPZ-R7 when >800 mA per buck or power-good signaling is mandatory-ADP5133ACBZ-R7 excels in ultra-compact, cost-sensitive consumer designs. |
Compared with ADP5033ACBZ-REEL7 and ADP5134ACPZ-R7, ADP5133ACBZ-R7 provides the smallest footprint (2 mm × 2 mm WLCSP), lowest BOM count (buck-only), and fastest switching (3 MHz) for space-constrained portable electronics-making it optimal when dual 800 mA rails are sufficient and LDOs or power-good signals are unnecessary.
Availability
ADP5133ACBZ-R7 is available at Aetrix Electronics and suitable for portable instrumentation, medical wearables, and RF chipset power applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADP5133ACBZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADP5133ACBZ-R7 belongs to Analog Devices' micro PMU family-designed specifically for ultra-compact, high-efficiency power delivery in battery-powered portable electronics where board area and light-load efficiency are critical.
FAQ
What is the maximum output current per channel for ADP5133ACBZ-R7?
The ADP5133ACBZ-R7 delivers up to 800 mA continuous output current per buck channel under typical thermal conditions (θJA = 57°C/W, TA = 25°C). Peak current limit is 1.35 A per channel, and derating applies above +85°C ambient or with insufficient PCB copper area. The device maintains regulation down to 0.6 V output with ±1.8% accuracy across load, line, and temperature.
Does ADP5133ACBZ-R7 support independent voltage programming for each buck channel?
Yes, ADP5133ACBZ-R7 supports fully independent output voltage programming via external resistor dividers on FB1 and FB2. Each feedback pin references an internal 0.5 V bandgap, enabling precise VOUT1 and VOUT2 settings from 0.6 V to 3.8 V. The recommended total divider resistance is ≤400 kΩ to minimize leakage error, and no factory programming is required for adjustable operation.
How does the MODE pin affect ADP5133ACBZ-R7 operation?
The MODE pin on ADP5133ACBZ-R7 selects between two operating modes: logic-high enables forced PWM (constant 3 MHz switching regardless of load), while logic-low enables auto PWM/PSM (switching transitions to burst mode below 100 mA per channel). This allows designers to prioritize low-noise performance (PWM) or light-load efficiency (PSM) based on system requirements.
What thermal protection features are built into ADP5133ACBZ-R7?
ADP5133ACBZ-R7 includes thermal shutdown that disables both buck regulators when junction temperature exceeds 150°C, with 20°C hysteresis (re-enable at ≤130°C). It also integrates active pull-down resistors (75 Ω) that discharge VOUT1 and VOUT2 during thermal fault or enable-disable transitions-ensuring safe, controlled output collapse and preventing latch-up in downstream circuitry.
Can ADP5133ACBZ-R7 operate with input voltage below 2.3 V?
No, ADP5133ACBZ-R7 requires a minimum input voltage of 2.3 V per channel (VIN1/VIN2) for guaranteed operation. Below this, undervoltage lockout (UVLO) activates at 2.275 V (rising threshold), disabling both regulators. The UVLO falling threshold is 1.95 V, ensuring stable turn-off during brownout. Operation below 2.3 V is not characterized and may result in unregulated output or erratic behavior.
ADP5133ACBZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 3.8V
- Current - Output:
- 800mA
- Frequency - Switching:
- 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WLCSP (2x2)
ADP5133ACBZ-R7 FAQ
1.How can I place an order for ADP5133ACBZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP5133ACBZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP5133ACBZ-R7 reliable?
The price and inventory of ADP5133ACBZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP5133ACBZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP5133ACBZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP5133ACBZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP5133ACBZ-R7?
ADP5133ACBZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP5133ACBZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP5133ACBZ-R7?
For technical support, including ADP5133ACBZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP5133ACBZ-R7 requirements.
6.How does Aetrix verify that ADP5133ACBZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP5133ACBZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP5133ACBZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP5133ACBZ-R7?
All ADP5133ACBZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP5133ACBZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP5133ACBZ-R7 part is unused and in its original packaging.
Return procedure for ADP5133ACBZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP5133ACBZ-R7 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
