Analog Devices Inc. ADP5585ACPZ-01-R7
- Part No.:
- ADP5585ACPZ-01-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Specialized
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADP5585ACPZ-01-R7.pdf
- Description:
- IC INTERFACE SPECIALIZED 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,917
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP5585ACPZ-01-R7 from Analog Devices is a 10-channel I/O expander with integrated keypad matrix decoder (6×5), programmable logic block, dual reset generators, and PWM generator. It operates from 1.65 V to 3.6 V, consumes as low as 1 μA in standby, and communicates via I²C Fast Mode Plus (up to 1 MHz). It serves as a system-level input management IC in space-constrained portable electronics.
For engineers reviewing the ADP5585ACPZ-01-R7 datasheet, ADP5585ACPZ-01-R7 pinout, ADP5585ACPZ-01-R7 application, or ADP5585ACPZ-01-R7 equivalent, key selection considerations include its 16-event FIFO for debounced key/GPI event buffering, configurable 100 kΩ/300 kΩ pull-up/pull-down resistors per I/O, open-drain interrupt output, and support for both keypad decode and GPIO expansion on shared pins.
Technical Context
The ADP5585ACPZ-01-R7 implements a dedicated keypad scan engine that drives column pins low while sensing row pins high, with built-in 70 µs debounce and two-scan-cycle validation for press/release detection. Its 10 multiconfigurable I/Os support simultaneous roles: row/column in 6×5 matrix, GPI with selectable interrupt level, GPO with push-pull or open-drain drive, and logic/PWM signal routing.
Internally, it integrates a 900–1100 kHz oscillator referenced for all timing functions, a 16-deep FIFO storing event ID + state bits, and register-mapped control over pin configuration, logic block inputs (LA/LB/LC), output (LY), reset trigger timing, and PWM source selection (internal or external).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 3.6 V - supports direct interface with 1.8 V and 3.3 V host processors without level shifting. |
| Standby Current | 1 μA (typ.) at 1.65 V - enables ultra-low-power operation during system sleep modes. |
| I²C Interface Speed | Up to 1 MHz (Fast Mode Plus) - allows rapid register access and FIFO readout without CPU polling overhead. |
| FIFO Depth | 16 events - buffers key presses, releases, GPI transitions, and logic events to prevent loss during host latency. |
| Keypad Matrix Size | 6 rows × 5 columns - enabled by RST/R5 pin repurposed as Row 5, confirmed for ADP5585ACPZ-01-R7 model. |
| Internal Oscillator | 900–1100 kHz ±10% - provides stable timing base for scan cycles, debounce, and PWM generation without external crystal. |
| GPIO Drive Strength | 10 mA sink / 5 mA source - sufficient to directly drive LEDs, small relays, or interface with standard logic inputs. |
Pinout & Package
ADP5585ACPZ-01-R7 uses a 16-lead LFCSP package (3 mm × 3 mm, exposed pad), pin-compatible with the WLCSP variant but with different mechanical layout and thermal characteristics. The exposed pad is unconnected but recommended to be grounded for thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R0–R4 | Configurable I/O (Row 0–4) | Support keypad row drive, GPI input, or GPO output; internally configurable with 100 kΩ/300 kΩ pull-up or 300 kΩ pull-down. |
| RST/R5 | Row 5 / Reset Input | In ADP5585ACPZ-01-R7, functions as GPIO 6 and Row 5 - enables 6×5 matrix; no external reset if used as row. |
| C0–C4 | Configurable I/O (Column 0–4) | Support keypad column sink, GPI input, or GPO output; same resistor options and drive strength as R-pins. |
| VDD | Power Supply Input | Accepts 1.65–3.6 V; powers internal regulator, oscillator, and I/O drivers. |
| GND | Ground Reference | Primary return path; exposed pad should be connected to GND plane for thermal performance. |
| SCL | I²C Clock Input | Open-drain input supporting Fast Mode Plus (1 MHz); requires external pull-up. |
| SDA | I²C Data I/O | Open-drain bidirectional line; shares interrupt-style signaling with INT pin. |
| INT | Open-Drain Interrupt Output | Asserts low on FIFO non-empty, overflow, or configured GPI/logic events; active-low, 10 mA sink capability. |
Key Features
| Feature | Design Value |
|---|---|
| 16-event FIFO with event ID + state bit | Enables atomic readout of up to 16 key/GPI/logic events without host intervention between scans - eliminates missed interrupts in burst-input scenarios. |
| Programmable logic block (3-input, 1-output) | Allows implementation of AND/OR/XOR functions using LA/LB/LC inputs and LY output - reduces need for external glue logic in front-panel control paths. |
| Dual independent reset generators | RESET1 and RESET2 outputs can be triggered by GPI edges or logic conditions - provides flexible, software-configurable system reset sources without MCU involvement. |
| Internal + external PWM support | Generates PWM signals internally or combines external PWM with internal clock via AND function - supports LED dimming or motor control with minimal host resource usage. |
| Configurable 100 kΩ / 300 kΩ pull resistors | Eliminates need for external biasing components in keypad or switch interfaces - saves board area and BOM cost in compact consumer devices. |
Applications
| Smartphone Front Panel | Industrial HMI Keypad |
|---|---|
Use Scenario: Managing physical buttons (power, volume, camera shutter) alongside capacitive touch fallback in mobile handsets. IC Role / Device Role / Timing Role: Key scan controller and interrupt generator - offloads real-time matrix scanning and debouncing from the application processor. Use Value: Reduces host CPU wake-ups by >90% versus GPIO polling; 70 µs hardware debounce ensures reliable detection of short mechanical actuations. | Use Scenario: Operator interface on factory-floor HMIs where ESD-prone metal buttons require robust edge detection and noise immunity. IC Role / Device Role / Timing Role: GPI event aggregator with FIFO buffering - captures simultaneous button presses and transmits consolidated events over I²C to PLC or microcontroller. Use Value: 16-event FIFO prevents event loss during communication latency; 300 kΩ pull-down resistors suppress false triggers in noisy industrial environments. |
| Medical Device Control Panel | Remote Control with Logic Expansion |
Use Scenario: Safety-critical input handling in portable diagnostic equipment requiring deterministic response and audit-trail logging. IC Role / Device Role / Timing Role: Event sequencer with timestamped press/release records - stores event ID and state (bit 7) in FIFO for post-hoc analysis and compliance reporting. Use Value: Each FIFO entry contains verifiable event identity and state, enabling traceable user interaction logs required for FDA Class II device certification. | Use Scenario: IR remote with multi-function keys (e.g., "OK+Volume Up" combo) requiring custom logic decoding before transmission. IC Role / Device Role / Timing Role: Programmable logic block + GPI coordinator - implements AND/OR logic on key combinations and triggers corresponding GPO actions or interrupts. Use Value: On-chip logic eliminates need for discrete gates or firmware parsing - reduces latency and improves reliability of multi-key command execution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expansion and keypad decode applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCA6424ARGJR | 24-bit I/O expander only; no keypad decoder, FIFO, PWM, or logic block - requires external firmware for key scanning. | Lacks native 6×5 matrix support and event buffering; suitable only when host MCU handles all scan logic and timing. | Select when board space permits larger firmware footprint and system design favors modular I/O vs integrated functionality. |
| MAX7319ATL+ | 8-bit I/O expander with 4×4 keypad decode (max), 8-event FIFO, no programmable logic or dual reset generators. | Supports smaller matrices only; missing LA/LB/LC logic inputs and RESET2 output limits configurability in complex control panels. | Choose for cost-sensitive designs with ≤4×4 keypads and no requirement for dual reset sources or custom logic functions. |
Compared with TCA6424ARGJR and MAX7319ATL+, the ADP5585ACPZ-01-R7 delivers higher integration density (6×5 decode + 16-event FIFO + logic + dual reset), reducing total component count and firmware complexity in portable and industrial UI subsystems.
Availability
ADP5585ACPZ-01-R7 is available at Aetrix Electronics and suitable for smartphone front panels, industrial HMI systems, medical device control interfaces, and IR remote controls requiring stable component supply and long-term production continuity.
Supply support for ADP5585ACPZ-01-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADP5585ACPZ-01-R7 belongs to Analog Devices' power and interface IC portfolio, designed specifically to reduce host processor load in portable and embedded human-interface applications through hardware-accelerated keypad scanning, event buffering, and configurable I/O logic.
FAQ
What is the primary function of the ADP5585ACPZ-01-R7 in a system architecture?
The ADP5585ACPZ-01-R7 serves as a dedicated I/O and keypad management IC that offloads matrix scanning, debouncing, event buffering, and logic generation from the main processor. It integrates a 6×5 keypad decoder, 16-event FIFO, programmable logic block, dual reset generators, and PWM engine - allowing the host MCU to remain in low-power states until an interrupt signals valid user input or system event. This architecture significantly reduces firmware complexity and power consumption in ADP5585ACPZ-01-R7-based designs.
How does the ADP5585ACPZ-01-R7 differ from the ADP5585ACBZ-01-R7 variant?
The ADP5585ACPZ-01-R7 and ADP5585ACBZ-01-R7 share identical functional capabilities including 6×5 keypad decode, 10 configurable I/Os, FIFO, logic block, and reset generators. Their difference lies solely in package type: ADP5585ACPZ-01-R7 uses a 16-lead LFCSP (3 mm × 3 mm), while ADP5585ACBZ-01-R7 uses a 16-ball WLCSP (1.59 mm × 1.59 mm). Both models configure RST/R5 as Row 5 to enable the 6-row matrix, and both support the same register map and I²C interface behavior.
Can the ADP5585ACPZ-01-R7 operate without an external reset signal?
Yes. When configured as Row 5 (as specified for ADP5585ACPZ-01-R7), the RST/R5 pin functions exclusively as a GPIO and keypad row - eliminating the dedicated reset input. In this mode, the only way to reset the ADP5585ACPZ-01-R7 is by dropping VDD below the undervoltage lockout threshold (1.2–1.4 V). Internal power-on reset (POR) and UVLO circuitry ensure reliable initialization at power-up, making external reset optional in space-constrained layouts.
What are the supported I²C address options for the ADP5585ACPZ-01-R7?
The ADP5585ACPZ-01-R7 defaults to I²C address 0x32 (7-bit). An alternate address option (0x30) is available only on the ADP5585ACPZ-03-R7 variant, not on ADP5585ACPZ-01-R7. Address selection is hardwired and cannot be changed via registers or pins on the ADP5585ACPZ-01-R7. This fixed addressing simplifies multi-device bus design when only one ADP5585ACPZ-01-R7 is present on the I²C segment.
Does the ADP5585ACPZ-01-R7 support both pull-up and pull-down resistors on the same I/O pin simultaneously?
No. Each I/O pin on the ADP5585ACPZ-01-R7 supports either a 100 kΩ or 300 kΩ internal pull-up resistor, or a 300 kΩ internal pull-down resistor - selected per pin via configuration registers. Simultaneous activation of pull-up and pull-down on a single pin is not supported and would create a conflict. The I/O structure allows only one biasing mode per pin at runtime, ensuring predictable voltage levels during keypad scanning or GPIO operation in ADP5585ACPZ-01-R7 implementations.
ADP5585ACPZ-01-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Keypad Entries, I/O Expansion
- Interface:
- I2C
- Voltage - Supply:
- 1.65V ~ 3.6V
- Supplier Device Package:
- 16-LFCSP (3x3)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
ADP5585ACPZ-01-R7 FAQ
1.How can I place an order for ADP5585ACPZ-01-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP5585ACPZ-01-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP5585ACPZ-01-R7 reliable?
The price and inventory of ADP5585ACPZ-01-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP5585ACPZ-01-R7 is usually 5 days.
3.What payment methods are accepted for ADP5585ACPZ-01-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP5585ACPZ-01-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP5585ACPZ-01-R7?
ADP5585ACPZ-01-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP5585ACPZ-01-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP5585ACPZ-01-R7?
For technical support, including ADP5585ACPZ-01-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP5585ACPZ-01-R7 requirements.
6.How does Aetrix verify that ADP5585ACPZ-01-R7 is sourced from the original manufacturer or authorized distributors?
All ADP5585ACPZ-01-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP5585ACPZ-01-R7 meets industry standards.
7.What is the process for return or replacement of ADP5585ACPZ-01-R7?
All ADP5585ACPZ-01-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP5585ACPZ-01-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP5585ACPZ-01-R7 part is unused and in its original packaging.
Return procedure for ADP5585ACPZ-01-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP5585ACPZ-01-R7 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

