Analog Devices Inc. ADP5589ACPZ-00-R7
- Part No.:
- ADP5589ACPZ-00-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Specialized
- Package:
- 24-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADP5589ACPZ-00-R7.pdf
- Description:
- IC INTERFACE SPECIALIZED 24LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:471
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP5589ACPZ-00-R7 from Analog Devices is a 19-pin programmable I/O expander with integrated keypad matrix decoder (up to 11×8), 16-entry event FIFO, dual logic blocks, and PWM generator. It operates from 1.65 V to 3.6 V, consumes as low as 1 µA in standby, and interfaces via I²C up to 1 MHz. It serves as a system-side key event processor in portable consumer electronics.
For engineers reviewing the ADP5589ACPZ-00-R7 datasheet, ADP5589ACPZ-00-R7 pinout, ADP5589ACPZ-00-R7 application, or ADP5589ACPZ-00-R7 equivalent, this page delivers verified functional identity, confirmed I/O configuration options, validated FIFO behavior, exact package dimensions, and real-world alternative part comparisons for embedded keypad subsystem design.
Technical Context
The ADP5589ACPZ-00-R7 implements autonomous key scanning using internal 100 kΩ/300 kΩ pull-ups on row pins and 10 mA NMOS sinks on column pins, with two-scan-cycle press/release validation to reject glitches. Its event FIFO records key, GPI, and logic events in strict chronological order, with overflow detection and EC[4:0] event count register for deterministic readback.
It integrates two independent programmable logic blocks (each supporting up to three inputs and one output), a clock divider, dual reset generators (RESET1 on R4, RESET2 on C4), and an internal 1 MHz oscillator (±10% accuracy). All 19 I/Os support configurable debounce, push-pull or open-drain output drive, and selectable pull-up/pull-down termination.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 3.6 V - supports single-supply operation across common low-voltage rails (1.8 V, 2.5 V, 3.3 V) without level shifting. |
| Standby Current | 1 µA (typ.) at 1.65 V - enables ultra-low-power suspend mode in battery-powered devices. |
| Keypad Matrix Size | Up to 11 columns × 8 rows - supports 88-key layouts with dedicated R0–R7 and C0–C10 pin mapping. |
| Event FIFO Depth | 16 entries - buffers key press/release, GPI transitions, and logic events without host CPU polling overhead. |
| I²C Interface Speed | Up to 1 MHz (Fast-mode Plus) - allows rapid register access and FIFO readout in high-throughput applications. |
| Internal Oscillator | 1000 kHz ±10% - provides stable timing reference for scan control, debounce, and PWM generation without external crystal. |
| GPIO Configurability | 19 pins with per-pin function selection (keypad row/column, GPIO, PWM, CLK, reset, logic input/output) - eliminates need for discrete glue logic. |
Pinout & Package
ADP5589ACPZ-00-R7 is packaged in a 24-lead LFCSP (3.5 mm × 3.5 mm, 0.5 mm pitch) with exposed thermal pad requiring GND connection. Pin functions are fully defined per Analog Devices DS Rev. B, including dual-function pins (e.g., R4 = GPIO5/RESET1, C6 = GPIO15/PWM_IN/CLK_IN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R0–R7 | Row I/O (keypad or GPIO) | Configurable as keypad row drivers (with internal pull-up) or general-purpose inputs/outputs. |
| C0–C10 | Column I/O (keypad or GPIO) | Configurable as keypad column sinks (10 mA NMOS) or general-purpose inputs/outputs. |
| SCL / SDA | I²C interface | Open-drain bidirectional bus lines compliant with Fast-mode Plus (1 MHz) timing. |
| INT | Interrupt output | Open-drain active-low signal indicating FIFO non-empty, overflow, or logic event. |
| RST | Reset input | Debounced asynchronous reset that forces all registers to default state. |
| VDD / GND | Power supply | VDD accepts 1.65–3.6 V; exposed pad must be soldered to GND for thermal and electrical integrity. |
Key Features
| Feature | Design Value |
|---|---|
| 16-entry event FIFO | Stores key press/release, GPI changes, and logic block outputs in strict chronological order-enables interrupt-driven, zero-polling host firmware. |
| Dual programmable logic blocks | Each supports up to three inputs and one combinational output (AND/OR/XOR/NAND)-replaces discrete gates and reduces BOM count. |
| Integrated PWM generator | Supports internal PWM generation or external PWM modulation with AND function-drives LEDs or small actuators without MCU involvement. |
| Configurable pull resistors | Per-pin selection of 100 kΩ or 300 kΩ pull-up, or 300 kΩ pull-down-optimizes power vs. noise immunity for each I/O function. |
| Two independent reset generators | RESET1 (R4) and RESET2 (C4) generate timed pulses triggered by key events or logic conditions-eliminates need for external reset ICs. |
Applications
| Smartphone Front Panel | Industrial HMI Keypad |
|---|---|
Use Scenario: Mechanical keypad overlay on smartphone front bezel with 12-key layout and backlight control. IC Role / Device Role / Timing Role: Key event processor and I/O expander-scans matrix autonomously, debounces presses, and reports events via INT to application processor. Use Value: Reduces main CPU wake-ups by >90%, extends battery life, and offloads real-time scan timing from firmware. | Use Scenario: Ruggedized operator interface with sealed membrane keypad and status LED indicators. IC Role / Device Role / Timing Role: Keypad decoder and GPIO hub-maps 8×5 matrix, drives 3 LEDs via PWM, and generates hardware reset on emergency stop sequence. Use Value: Enables single-chip solution for both input decoding and output control, eliminating separate LED driver and reset supervisor ICs. |
| Medical Patient Monitor | Point-of-Sale Terminal |
Use Scenario: Clinical-grade bedside monitor with tactile navigation keys and alarm mute button. IC Role / Device Role / Timing Role: Safety-critical key handler-validates key press duration (2-scan hold), logs all key events in FIFO, and asserts interrupt only after confirmed release. Use Value: Ensures reliable key registration under ESD-prone environments and meets IEC 60601-1 usability requirements. | Use Scenario: Compact retail terminal with numeric keypad, function keys, and customer display enable line. IC Role / Device Role / Timing Role: I/O expansion and logic coordinator-decodes 10-digit keypad, combines "Enter" + "Clear" into single GPI event, and toggles display enable via GPO. Use Value: Integrates keypad, logic, and output control in one 3.5 mm × 3.5 mm package-saves >25 mm² PCB area versus discrete implementation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expansion and keypad decoding applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCA6424AIPWR | 24-bit I/O expander with interrupt but no keypad decoder, FIFO, or PWM; requires external scan logic. | Lacks autonomous key scanning-requires MCU to manage row/column sequencing and debouncing. | Choose when only GPIO expansion is needed and key processing is handled in firmware. |
| MAX7359ETE+ | 18-I/O keypad expander with 16-entry FIFO and I²C interface, but no programmable logic blocks or dual reset generators. | Supports 8×8 matrix only; lacks logic blocks and reset generation-requires external components for complex event handling. | Choose for cost-sensitive designs where logic/reset integration is not required. |
Compared with TCA6424AIPWR and MAX7359ETE+, the ADP5589ACPZ-00-R7 uniquely integrates keypad decoding, event FIFO, dual logic blocks, and dual reset generators in one device-reducing total component count, simplifying firmware, and enabling deterministic real-time key response without MCU intervention.
Availability
ADP5589ACPZ-00-R7 is available at Aetrix Electronics and suitable for smartphone front panels, industrial HMIs, medical patient monitors, point-of-sale terminals, and portable instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADP5589ACPZ-00-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADP5589ACPZ-00-R7 belongs to Analog Devices' power and interface product line, designed specifically for intelligent I/O expansion in space-constrained, low-power portable and industrial systems requiring autonomous keypad handling and event-driven architecture.
FAQ
What is the primary function of the ADP5589ACPZ-00-R7?
The ADP5589ACPZ-00-R7 is a 19-pin I/O expander with integrated keypad matrix decoder (up to 11×8), 16-entry event FIFO, dual programmable logic blocks, PWM generator, and dual reset generators. It autonomously scans keypads, debounces inputs, records events, and signals the host processor via interrupt-freeing the main CPU from real-time key handling tasks. Its core function is intelligent peripheral I/O management in resource-constrained embedded systems.
Does the ADP5589ACPZ-00-R7 require an external crystal or clock source?
No, the ADP5589ACPZ-00-R7 includes an internal oscillator operating at 1000 kHz ±10%, which serves as the timing reference for keypad scanning, GPIO debounce, PWM generation, and clock division. An external clock source is optional and only required if using the CLK_IN/CLK_OUT or PWM_IN/PWM_OUT functions-otherwise, the internal oscillator is fully sufficient for all standard keypad and I/O operations.
How does the ADP5589ACPZ-00-R7 handle key press and release detection?
The ADP5589ACPZ-00-R7 validates key press and release using a two-scan-cycle confirmation mechanism to reject mechanical bounce and noise. A key must remain pressed across two consecutive scan cycles to register as pressed; similarly, it must remain released across two cycles to register as released. This behavior is hardwired and cannot be disabled-ensuring robust, glitch-free event reporting in the 16-entry FIFO and on the INT pin.
What are the package and thermal requirements for the ADP5589ACPZ-00-R7?
The ADP5589ACPZ-00-R7 uses a 24-lead LFCSP package measuring 3.5 mm × 3.5 mm with 0.5 mm pitch and an exposed thermal pad. Per Analog Devices DS Rev. B, the exposed pad must be soldered directly to a GND plane for thermal dissipation and electrical stability. The θJA is 43.83°C/W, and maximum power dissipation is 120 mW-requiring minimal PCB copper area for thermal management in typical handheld applications.
Can the ADP5589ACPZ-00-R7 be used without its keypad decoding functionality?
Yes, the ADP5589ACPZ-00-R7 can operate entirely as a general-purpose I/O expander. All 19 pins (R0–R7, C0–C10) are individually configurable as GPIOs with programmable pull-up/pull-down, push-pull/open-drain output, and debounce-enabled input sampling. Keypad scanning is disabled by default and only activated when row/column configuration registers (PIN_CONFIG_A/B/C) are written-allowing full reuse of the device for non-keypad I/O expansion tasks.
ADP5589ACPZ-00-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Keypad Entries, I/O Expansion
- Interface:
- I2C
- Voltage - Supply:
- 1.65V ~ 3.6V
- Supplier Device Package:
- 24-LFCSP-WQ (3.5x3.5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
ADP5589ACPZ-00-R7 FAQ
1.How can I place an order for ADP5589ACPZ-00-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP5589ACPZ-00-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP5589ACPZ-00-R7 reliable?
The price and inventory of ADP5589ACPZ-00-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP5589ACPZ-00-R7 is usually 5 days.
3.What payment methods are accepted for ADP5589ACPZ-00-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP5589ACPZ-00-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP5589ACPZ-00-R7?
ADP5589ACPZ-00-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP5589ACPZ-00-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP5589ACPZ-00-R7?
For technical support, including ADP5589ACPZ-00-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP5589ACPZ-00-R7 requirements.
6.How does Aetrix verify that ADP5589ACPZ-00-R7 is sourced from the original manufacturer or authorized distributors?
All ADP5589ACPZ-00-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP5589ACPZ-00-R7 meets industry standards.
7.What is the process for return or replacement of ADP5589ACPZ-00-R7?
All ADP5589ACPZ-00-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP5589ACPZ-00-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP5589ACPZ-00-R7 part is unused and in its original packaging.
Return procedure for ADP5589ACPZ-00-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP5589ACPZ-00-R7 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

