Analog Devices Inc. ADP7104ARDZ-1.5-R7
- Part No.:
- ADP7104ARDZ-1.5-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
ADP7104ARDZ-1.5-R7.pdf
- Description:
- IC REG LINEAR 1.5V 500MA 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:732
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP7104ARDZ-1.5-R7 from Analog Devices is a 20 V input, 500 mA, low-noise CMOS LDO linear regulator with fixed 1.5 V output, 15 µVrms output noise, 350 mV dropout at full load, and reverse current protection-designed for powering precision analog circuits such as ADCs, DACs, and clock buffers in industrial instrumentation systems.
For engineers reviewing the ADP7104ARDZ-1.5-R7 datasheet, ADP7104ARDZ-1.5-R7 pinout, ADP7104ARDZ-1.5-R7 application, or ADP7104ARDZ-1.5-R7 equivalent, key selection criteria include its ±0.8% initial accuracy, 60 dB PSRR at 10 kHz, programmable UVLO/enable, power-good indicator, and compatibility with 1 µF ceramic output capacitors in space-constrained designs.
Technical Context
The ADP7104ARDZ-1.5-R7 employs a PMOS pass transistor architecture enabling low dropout (350 mV @ 500 mA) and reverse current protection without external components. Its error amplifier compares a stable internal reference to the SENSE/ADJ node, delivering tight regulation across −40°C to +125°C junction temperature.
It integrates digital power-good monitoring with ±6.5% threshold hysteresis, user-programmable UVLO via resistor divider on EN/UVLO, and foldback current limiting (625–1000 mA). Thermal shutdown activates at 150°C with 15°C hysteresis, and ground current remains stable at 900 µA under full load at 10 V input.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.3 V to 20 V - supports wide-input industrial rails including 12 V, 15 V, and 19 V supply domains. |
| Output Voltage | Fixed 1.5 V - factory-trimmed for ±0.8% initial accuracy; maintains −2% to +1% over −40°C to +125°C. |
| Max Output Current | 500 mA - sufficient for powering multiple precision analog ICs or FPGA I/O banks simultaneously. |
| Output Noise | 15 µVrms (10 Hz–100 kHz) - enables clean biasing of high-resolution ADCs and low-phase-noise oscillators. |
| PSRR | 60 dB at 10 kHz - suppresses switching noise from upstream DC/DC converters feeding sensitive analog stages. |
| Dropout Voltage | 350 mV @ 500 mA - allows operation from 1.85 V input when regulating 1.5 V, maximizing efficiency in low-headroom systems. |
| Quiescent Current | 900 µA @ 500 mA, VIN = 10 V - minimizes standby power loss in always-on instrumentation subsystems. |
| Shutdown Current | <40 µA @ VIN = 12 V - enables ultra-low-power system-level sleep modes without external disconnect switches. |
Pinout & Package
ADP7104ARDZ-1.5-R7 is housed in an 8-lead, 3 mm × 3 mm LFCSP package with exposed thermal pad (EPAD) electrically connected to GND. This compact, low-profile封装 delivers θJA = 40.1°C/W and superior thermal performance for 500 mA continuous operation in dense PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (Pin 1) | Regulated output | Delivers stable 1.5 V; requires ≥1 µF ceramic capacitor to GND for stability and transient response. |
| SENSE/ADJ (Pin 2) | Feedback sense node | Connected directly to load for remote sensing in fixed-output mode; unused (NC) for ADP7104ARDZ-1.5-R7 variant. |
| GND (Pin 3) | Ground reference | Primary signal and power return; must be tied to low-impedance ground plane. |
| NC (Pin 4) | No connect | Internally unconnected; must remain floating per datasheet. |
| EN/UVLO (Pin 5) | Enable & UVLO control | Logic-high (>1.22 V) enables regulator; resistor divider sets custom startup/shutdown thresholds. |
| GND (Pin 6) | Ground reference | Second ground terminal; improves thermal conduction and reduces ground loop impedance. |
| PG (Pin 7) | Open-drain power-good | Asserts low if VOUT falls below 90% of nominal (1.35 V), or during shutdown/thermal limit. |
| VIN (Pin 8) | Input supply | Accepts 3.3–20 V; bypassed with ≥1 µF ceramic capacitor to GND near pin. |
| EPAD | Thermal & electrical ground | Must be soldered to PCB ground plane to achieve rated thermal performance and EMI suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Low-noise regulation | 15 µVrms output noise independent of output voltage-critical for 16+ bit ADC reference supplies. |
| Reverse current protection | Prevents backflow from VOUT to VIN when output voltage exceeds input-eliminates need for external blocking diode. |
| Digital power-good indicator | Open-drain PG pin with ±6.5% threshold hysteresis enables reliable system power sequencing and fault detection. |
| User-programmable UVLO | Configurable enable threshold (1.18–1.28 V rising) via external resistors-supports multi-rail power-up order control. |
| Stable with 1 µF ceramic output cap | Eliminates need for large tantalum or electrolytic capacitors-reduces board area and improves reliability. |
| Foldback current limit & thermal shutdown | Protects against sustained overload and ambient overheating with 150°C trip point and 15°C hysteresis. |
Applications
| High-Precision Data Acquisition | Industrial Sensor Signal Conditioning |
|---|---|
Use Scenario: Powering 24-bit delta-sigma ADCs (e.g., AD7177-2) and precision voltage references (e.g., ADR4515) in weigh scales and process analyzers. IC Role / Device Role / Timing Role: Primary low-noise analog supply rail providing stable 1.5 V reference voltage and bias for ADC core and driver amplifiers. Use Value: 15 µVrms noise ensures <0.001% RMS noise contribution to full-scale measurement, preserving effective resolution. | Use Scenario: Supplying low-drift instrumentation amplifiers (e.g., AD8421) and RTD interface circuits in temperature transmitters. IC Role / Device Role / Timing Role: Clean 1.5 V rail for amplifier bias and excitation current sources, minimizing offset drift and gain error. Use Value: ±0.8% initial accuracy and −2% to +1% variation over −40°C to +125°C ensure calibration stability across operating range. |
| Medical Patient Monitoring Front-End | Communications Baseband Power |
Use Scenario: Regulating power for ECG/EEG analog front-ends (e.g., ADAS1000) where electromagnetic interference immunity is critical. IC Role / Device Role / Timing Role: Low-noise 1.5 V supply for biopotential amplifiers and anti-aliasing filters in battery-powered portable devices. Use Value: 60 dB PSRR at 10 kHz rejects noise from switching regulators used elsewhere in the system, reducing EMI-induced artifacts. | Use Scenario: Providing stable 1.5 V bias to RF transceiver baseband ICs (e.g., ADRV9009 auxiliary supplies) in small-cell radios. IC Role / Device Role / Timing Role: Dedicated LDO rail decoupling sensitive analog sections from noisy digital logic and PLL circuitry. Use Value: Stable operation with 1 µF ceramic output capacitor simplifies layout and avoids resonance issues common with larger caps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3045EDD-1.5#PBF | 20 V input, 500 mA, 0.8 µVrms noise, but requires ≥10 µF output capacitance and has higher quiescent current (2 mA). | Better noise performance but less suitable for space-constrained or ultra-low-IQ designs. | Select LT3045EDD-1.5#PBF only when sub-1 µVrms noise is mandatory and board area allows larger output capacitor. |
| TPL7407LADGKR | 16 V input, 500 mA, 45 µVrms noise, no PG or UVLO, SO-8 only, no reverse current protection. | Lacks power sequencing features and fails to meet noise requirements for high-resolution data converters. | Choose TPL7407LADGKR only for cost-sensitive, non-critical analog rails where PG, UVLO, and ultra-low noise are unnecessary. |
Compared with LT3045EDD-1.5#PBF and TPL7407LADGKR, ADP7104ARDZ-1.5-R7 uniquely balances ultra-low noise (15 µVrms), integrated power sequencing (PG + programmable UVLO), reverse current protection, and 1 µF capacitor stability-making it optimal for compact, high-integrity analog power domains.
Availability
ADP7104ARDZ-1.5-R7 is available at Aetrix Electronics and suitable for industrial instrumentation, medical patient monitoring, and communications infrastructure requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for ADP7104ARDZ-1.5-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The ADP7104 product line was designed specifically for noise-sensitive analog and mixed-signal applications demanding high PSRR, ultra-low output noise, and robust power sequencing-targeting precision data acquisition, medical instrumentation, and high-frequency communication systems.
FAQ
What is the maximum input voltage rating for ADP7104ARDZ-1.5-R7?
The absolute maximum input voltage for ADP7104ARDZ-1.5-R7 is +22 V, but the recommended operating range is 3.3 V to 20 V. Operation above 20 V risks permanent damage even if within absolute maximum ratings, and thermal stress increases significantly above 16 V at full load. Always maintain ≥1 V headroom between VIN and VOUT for stable regulation.
Does ADP7104ARDZ-1.5-R7 require an external feedback resistor network?
No. ADP7104ARDZ-1.5-R7 is the fixed 1.5 V output variant and does not use the SENSE/ADJ pin for regulation. That pin is internally connected to the output and must be left unconnected or tied directly to VOUT per datasheet guidance. External resistors are only required for the adjustable version (ADP7104ARDZ-R7).
Can ADP7104ARDZ-1.5-R7 operate stably with less than 1 µF output capacitance?
No. The ADP7104ARDZ-1.5-R7 requires a minimum of 1 µF ceramic output capacitor (X5R/X7R dielectric) for guaranteed stability and transient response. Using smaller values may cause oscillation or excessive overshoot during load steps. The datasheet specifies 0.7 µF as absolute minimum under worst-case conditions-but 1 µF is the design target for all applications.
What is the function of the EPAD on ADP7104ARDZ-1.5-R7?
The EPAD (exposed thermal pad) on ADP7104ARDZ-1.5-R7 is electrically connected to GND and serves dual purposes: it provides a low-thermal-resistance path to the PCB ground plane (reducing θJA by ~15°C/W) and enhances EMI shielding. It must be soldered to a solid copper ground plane using ≥6 thermal vias; leaving it unconnected degrades thermal performance and may violate safety certifications.
How does the power-good (PG) pin behave during thermal shutdown of ADP7104ARDZ-1.5-R7?
During thermal shutdown, the PG pin of ADP7104ARDZ-1.5-R7 immediately transitions low (open-drain active-low assertion) as soon as the junction temperature reaches 150°C. This occurs independently of output voltage level and provides system-level fault indication before output collapse, enabling timely processor reset or fan activation. PG returns high only after thermal recovery and VOUT stabilization above 90% of 1.5 V.
ADP7104ARDZ-1.5-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 900 µA
- Current - Supply (Max):
- 1.6 mA
- PSRR:
- -
- Control Features:
- Enable, Power Good, Under Voltage Lockout
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
ADP7104ARDZ-1.5-R7 FAQ
1.How can I place an order for ADP7104ARDZ-1.5-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP7104ARDZ-1.5-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP7104ARDZ-1.5-R7 reliable?
The price and inventory of ADP7104ARDZ-1.5-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP7104ARDZ-1.5-R7 is usually 5 days.
3.What payment methods are accepted for ADP7104ARDZ-1.5-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP7104ARDZ-1.5-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP7104ARDZ-1.5-R7?
ADP7104ARDZ-1.5-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP7104ARDZ-1.5-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP7104ARDZ-1.5-R7?
For technical support, including ADP7104ARDZ-1.5-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP7104ARDZ-1.5-R7 requirements.
6.How does Aetrix verify that ADP7104ARDZ-1.5-R7 is sourced from the original manufacturer or authorized distributors?
All ADP7104ARDZ-1.5-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP7104ARDZ-1.5-R7 meets industry standards.
7.What is the process for return or replacement of ADP7104ARDZ-1.5-R7?
All ADP7104ARDZ-1.5-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP7104ARDZ-1.5-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP7104ARDZ-1.5-R7 part is unused and in its original packaging.
Return procedure for ADP7104ARDZ-1.5-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP7104ARDZ-1.5-R7 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

