My Inquiry
My Account
Analog Devices Inc./Maxim Integrated ADPL13602BATE+T
- Part No.:
- ADPL13602BATE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
ADPL13602BATE+T.pdf
- Description:
- IC REG BUCK ADJ 2.4A 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,524
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADPL13602BATE+T from Analog Devices is a synchronous step-down DC-DC converter with integrated high-side and low-side MOSFETs, delivering up to 2.4A across a 3.5V–36V input range while supporting adjustable output voltages from 1V to 90% of VIN. It features peak-current-mode control, 400kHz–1.5MHz programmable switching frequency, and ±1.5% feedback regulation accuracy over –40°C to +125°C ambient - deployed in industrial control power supplies and high-voltage single-board systems.
For engineers reviewing the ADPL13602BATE+T datasheet, ADPL13602BATE+T pinout, ADPL13602BATE+T application, or ADPL13602BATE+T equivalent, key selection considerations include its hiccup-mode overload protection, EXTVCC-bypassed efficiency boost (2.4V–12V), monotonic soft-start with prebiased output support, built-in RESET monitoring, and TQFN-EP (3mm × 3mm, 16-pin) thermal performance validated for continuous operation at +125°C ambient.
Technical Context
The ADPL13602BATE+T employs a peak-current-mode control architecture with internal transconductance error amplifier, slope compensation, and cycle-by-cycle current limiting. Its MODE pin selects between forced PWM (constant frequency, negative inductor current allowed) and DCM (discontinuous conduction, higher light-load efficiency, no negative current).
It integrates dual LDOs - an IN-LDO powered from VIN and an EXT-LDO powered from EXTVCC - with automatic switchover at 2.4V (typ). The device uses internal compensation across the full output-voltage range and supports adjustable EN/UVLO threshold, programmable soft-start via external capacitor, and open-drain RESET with 1024-cycle delay after FB recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.5V to 36V - supports wide industrial input sources including 12V, 24V, and 36V rails without external pre-regulation. |
| Output Current | Up to 2.4A continuous - rated across full temperature range (–40°C to +125°C ambient), enabling compact 2.4A point-of-load conversion. |
| Switching Frequency | 400kHz to 1.5MHz, programmable via RT resistor - allows optimization of size (higher fSW → smaller inductor/capacitor) vs. efficiency (lower fSW → reduced switching loss). |
| Feedback Accuracy | ±1.5% over –40°C to +125°C - ensures stable output regulation in harsh environments without external trimming. |
| Peak Efficiency | 95% - achieved using synchronous rectification (no external Schottky), low RDSON MOSFETs (0.14Ω HS / 0.10Ω LS), and EXTVCC bias option. |
| Thermal Shutdown | 160°C junction with 20°C hysteresis - protects against sustained overload or poor PCB thermal design while enabling safe auto-recovery. |
| RESET Monitoring | Open-drain output asserting low when FB falls below 92.0% of VFB_REG (0.600V), deasserting after 1024 cycles above 95.0% - provides reliable power-good signaling for microcontrollers and FPGAs. |
Pinout & Package
ADPL13602BATE+T is housed in a thermally enhanced 16-pin TQFN-EP package (3mm × 3mm, 0.5mm pitch) with exposed pad soldered to SGND for optimal thermal dissipation. The EP must be connected to SGND via multiple thermal vias per Analog Devices layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: EN/UVLO | Enable & Input UVLO Input | Resistive divider from VIN sets turn-on threshold (1.194–1.303V rising); pull low <0.75V for true shutdown - enables precise brown-in/brown-out control. |
| 2: VCC | 1.8V Internal LDO Output | Supplies internal circuitry and low-side gate driver; requires 2.2μF ceramic bypass to SGND - not intended for external loading. |
| 3: SGND | Signal Ground Reference | Reference node for FB, SS, MODE, RESET, EN/UVLO - must be separated from PGND except at single-point connection near EP. |
| 4: MODE | Operation Mode Select | Connect to SGND for forced PWM (all loads); connect to VCC for DCM (light-load efficiency boost) - setting latched at power-up. |
| 5: SS | Soft-Start Timing Input | Capacitor to SGND sets monotonic startup time (tSS = CSS / 8.325μs); supports prebiased output without sinking current. |
| 6: FB | Feedback Voltage Input | Monitors resistive divider from VOUT; regulates output to 0.600V ±1.5% - enables 1V–VIN×0.9 output programming. |
| 7: RT | Frequency Programming Input | Resistor to SGND sets fSW (400–1500kHz); open-circuit defaults to 500kHz - enables EMI tuning and inductor sizing flexibility. |
| 8: RESET | Open-Drain Power-Good Output | Asserts low if FB drops below 92.0% VFB_REG or during thermal shutdown; requires external pull-up - synchronizes system boot sequencing. |
| 9: EXTVCC | External Bias Supply Input | Bypasses IN-LDO when ≥2.448V applied - improves efficiency at high VIN by reducing VCC LDO dropout loss; connect to SGND if unused. |
| 10: BST | Bootstrap Capacitor Terminal | 0.1μF ceramic cap between BST and LX powers high-side gate driver - enables 100% duty cycle capability and robust gate drive. |
| 11–12: LX | Switching Node Outputs | Connect directly to inductor switch node - carries high di/dt pulsed current; requires short, wide traces and tight loop area to minimize EMI. |
| 13–14: PGND | Power Ground Terminals | Return path for high-current switching loops (LX, VIN, PGND); must tie to large copper pour with low-inductance connection to EP. |
| 15–16: VIN | Main Power Input Pins | Accept 3.5V–36V supply; require local 2.2μF ceramic decoupling to PGND - dual pins reduce IR drop and improve current sharing. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous MOSFET Integration | 0.14Ω high-side and 0.10Ω low-side nMOS switches eliminate external Schottky diode and reduce conduction losses by >30% vs. asynchronous designs. |
| Internal Compensation | Full-range compensation network embedded - removes need for external Type-II/III compensation components, simplifying layout and reducing BOM count. |
| All-Ceramic Solution Support | Stable operation with X7R/X5R ceramic capacitors on input/output - eliminates bulk electrolytics, improves reliability, and reduces footprint in space-constrained applications. |
| Hiccup-Mode Overcurrent Protection | 32,768-cycle suspension after fault detection - limits average power dissipation during sustained short-circuit, preventing thermal runaway. |
| Adjustable EXTVCC Bias | 2.448V–12V operating window - enables direct connection to downstream buck output, boosting full-load efficiency by up to 3% at VIN = 24V. |
| Prebiased Output Startup | No current sinking during startup - prevents reverse current flow into precharged outputs (e.g., FPGA banks, DDR memory rails), avoiding system-level latch-up. |
Applications
| Industrial Control Power Supplies | Distributed Supply Regulation |
|---|---|
|
Use Scenario: Powering PLC I/O modules, motor drivers, and sensor interfaces in factory automation cabinets with 24V DC bus. IC Role / Device Role / Timing Role: Primary 5V/3.3V step-down regulator delivering 2.4A with hiccup-mode fault containment and RESET signaling to controller. Use Value: Eliminates need for external current-sense amplifiers or discrete protection ICs while maintaining ±1.5% regulation across –40°C to +75°C cabinet temperatures. |
Use Scenario: Local regulation on multi-rail backplanes where 12V or 24V intermediate bus feeds isolated point-of-load converters. IC Role / Device Role / Timing Role: Secondary buck stage converting 12V/24V bus to 5V/3.3V for FPGA, MCU, or ADC subsystems with DCM mode for standby efficiency. Use Value: Achieves >92% efficiency at 10mA load via DCM mode, reducing idle power by 40% versus fixed-frequency PWM alternatives. |
| Wall Transformer Regulation | High-Voltage, Single-Board Systems |
|
Use Scenario: Replacing linear regulators in AC/DC wall adapters powering IoT gateways, smart meters, and edge AI nodes. IC Role / Device Role / Timing Role: High-input-voltage buck converter accepting 12–36V DC from universal-input offline SMPS, delivering regulated 3.3V/1.8V. Use Value: Reduces thermal derating requirements by 65% vs. LDO-based solutions, enabling fully sealed enclosures without heatsinks. |
Use Scenario: Power management on high-density compute boards (e.g., COM-HPC, VPX) where 28V or 36V input rails feed multiple voltage domains. IC Role / Device Role / Timing Role: Compact 3mm × 3mm step-down regulator for FPGA core, memory, and peripheral rails - leveraging EXTVCC to boost efficiency at high VIN. Use Value: Enables 2.4A output in <10mm² solution size with thermal shutdown margin verified to +125°C ambient per JEDEC JESD51-2. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down DC-DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM61480RQWR | 4.5V–36V input, 8A output, 2.1MHz max fSW, no EXTVCC pin, requires external compensation. | Higher current, faster switching, but larger solution size and no bias-voltage efficiency boost - suited for high-power, low-EMI designs. | Select LM61480RQWR only when >3A output or >1MHz switching is required; ADPL13602BATE+T offers better light-load efficiency and simpler layout for ≤2.4A. |
| TPS54240DGQR | 3.5V–42V input, 2.5A output, 100kHz–2.5MHz fSW, no integrated low-side MOSFET (external diode required), ±2% FB accuracy. | Lacks synchronous rectification and internal compensation - needs external Schottky and Type-II network, increasing BOM and layout complexity. | Choose TPS54240DGQR only if 42V max input or ultra-low quiescent current (<100μA) is mandatory; ADPL13602BATE+T delivers superior efficiency and integration for standard industrial inputs. |
Compared with LM61480RQWR and TPS54240DGQR, ADPL13602BATE+T uniquely combines internal compensation, EXTVCC efficiency enhancement, hiccup-mode protection, and prebiased startup in a 3mm × 3mm package - making it optimal for space-constrained, thermally demanding 2.4A industrial point-of-load applications where design simplicity and reliability are prioritized over raw current headroom or ultra-high switching frequency.
Availability
ADPL13602BATE+T is available at Aetrix Electronics and suitable for industrial control power supplies, distributed supply regulation, and high-voltage single-board systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for production ramp.
Supply support for ADPL13602BATE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA, with deep expertise in power management, precision conversion, and RF technologies.
The ADPL13602BATE+T belongs to Analog Devices' ADPL family of high-efficiency, wide-input synchronous buck converters designed specifically for rugged industrial and automotive-grade power delivery where reliability, thermal resilience, and minimal external components are critical.
FAQ
What is the maximum output current capability of the ADPL13602BATE+T across temperature?
The ADPL13602BATE+T delivers up to 2.4A continuous output current over the full ambient operating range of –40°C to +125°C. This rating is validated under worst-case conditions including maximum input voltage (36V), minimum output voltage (1V), and worst-case MOSFET RDSON drift. Derating is not required within this range when PCB thermal design meets Analog Devices' recommended layout guidelines, including proper EP grounding and thermal via count.
Does the ADPL13602BATE+T require external compensation components?
No, the ADPL13602BATE+T includes fully integrated compensation circuitry across its entire output-voltage range (1V to 90% of VIN), eliminating the need for external Type-II or Type-III compensation networks. This reduces bill-of-materials cost, simplifies PCB layout, and improves design robustness - especially in applications where output voltage may be adjusted dynamically or across wide load ranges.
How does the EXTVCC pin improve efficiency in the ADPL13602BATE+T?
The EXTVCC pin on the ADPL13602BATE+T accepts an external 2.448V–12V bias supply to power the internal 1.8V VCC LDO, bypassing the less-efficient VIN-fed IN-LDO. When used with a downstream buck output (e.g., 5V rail), this reduces VCC LDO dropout loss and increases full-load efficiency by up to 3% at VIN = 24V - directly lowering thermal stress and improving system-level power budget allocation.
Can the ADPL13602BATE+T safely start up into a precharged output?
Yes, the ADPL13602BATE+T supports monotonic, prebiased output startup: both high-side and low-side MOSFETs remain off until the internal reference ramps up, preventing reverse current flow into an already charged output rail. This avoids potential damage or latch-up in systems with multiple power domains (e.g., FPGA I/O banks, DDR memory) and eliminates need for external reverse-current protection diodes.
What protection features are integrated into the ADPL13602BATE+T?
The ADPL13602BATE+T integrates hiccup-mode overcurrent protection (32,768-cycle timeout), thermal shutdown (160°C trip, 20°C hysteresis), input undervoltage lockout (adjustable via EN/UVLO divider), output voltage monitoring with open-drain RESET, and valley-current limiting in DCM mode. These features collectively ensure robust operation under overload, short-circuit, overtemperature, and brown-in/brown-out conditions without requiring external protection ICs.
ADPL13602BATE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 36V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- 32.4V
- Current - Output:
- 2.4A
- Frequency - Switching:
- 400kHz ~ 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (3x3)
ADPL13602BATE+T FAQ
1.How can I place an order for ADPL13602BATE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for ADPL13602BATE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADPL13602BATE+T reliable?
The price and inventory of ADPL13602BATE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADPL13602BATE+T is usually 5 days.
3.What payment methods are accepted for ADPL13602BATE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADPL13602BATE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADPL13602BATE+T?
ADPL13602BATE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADPL13602BATE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADPL13602BATE+T?
For technical support, including ADPL13602BATE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADPL13602BATE+T requirements.
6.How does Aetrix verify that ADPL13602BATE+T is sourced from the original manufacturer or authorized distributors?
All ADPL13602BATE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADPL13602BATE+T meets industry standards.
7.What is the process for return or replacement of ADPL13602BATE+T?
All ADPL13602BATE+T units undergo pre-shipment inspection (PSI). If there is an issue with ADPL13602BATE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADPL13602BATE+T part is unused and in its original packaging.
Return procedure for ADPL13602BATE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADPL13602BATE+T Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
