Analog Devices Inc. ADRF6620ACPZ-R7
- Part No.:
- ADRF6620ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 48-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADRF6620ACPZ-R7.pdf
- Description:
- IC MIXER .7-2700MHZ 48LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,279
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADRF6620ACPZ-R7 from Analog Devices is a highly integrated RF receiver front-end IC combining a broadband active mixer, fractional-N PLL synthesizer, multicore VCO, 4:1 RF switch, tunable balun, digital step attenuator (0–15 dB), and digitally programmable IF variable gain amplifier (3–15 dB). It operates from 700 MHz to 2700 MHz RF input and delivers balanced 150 Ω IF output for direct connection to ADCs in wireless infrastructure receivers.
For engineers reviewing the ADRF6620ACPZ-R7 datasheet, ADRF6620ACPZ-R7 pinout, ADRF6620ACPZ-R7 application, or ADRF6620ACPZ-R7 equivalent, key selection criteria include its 45 dBm output IP3 at 1900 MHz, integrated LO generation up to 2850 MHz, −40°C to +85°C operation, 48-lead 7 mm × 7 mm LFCSP package, and SPI-programmable configuration for multi-band base station DPD receivers.
Technical Context
The ADRF6620ACPZ-R7 implements a high-isolation SP4T RF switch with on-chip tunable balun enabling four single-ended 50 Ω RF inputs, paired with a high-linearity active mixer core optimized for noise figure (16 dB at 900 MHz) and OIP3 (45 dBm). Its fractional-N PLL supports continuous LO coverage from 350 MHz to 2850 MHz using three VCO cores (2.8–5.7 GHz) and configurable dividers (÷1/÷2/÷4/÷8).
The IF DGA provides 0.5 dB gain steps across 3–15 dB with >700 MHz −3 dB bandwidth and 150 Ω differential output impedance, while the 3-wire SPI interface (3.3 V tolerant) enables full register-level control of mixer bias, DGA gain, balun tuning, and PLL parameters including INT/Frac/N division and loop filter calibration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Range | 700–2700 MHz: supports LTE, WCDMA, and TD-SCDMA bands without external preselection filters. |
| LO Generation Range | 350–2850 MHz internal: eliminates need for external LO source in most macro/micro base station receivers. |
| Output IP3 | 45 dBm at 1900 MHz: enables handling of strong adjacent-channel interferers in dense cellular environments. |
| IF DGA Gain Range | 3–15 dB in 0.5 dB steps: allows precise signal level setting before ADC to maximize dynamic range utilization. |
| Supply Voltage | 5 V single supply: simplifies power architecture versus dual-rail RF mixers requiring ±5 V or 3.3 V/5 V combinations. |
| Package | 48-lead 7 mm × 7 mm LFCSP with exposed pad: provides thermal performance required for 1.7 W internal-LO operation. |
| Operating Temp | −40°C to +85°C: qualified for outdoor wireless infrastructure deployment including remote radio heads. |
Pinout & Package
The ADRF6620ACPZ-R7 is housed in a RoHS-compliant 48-lead LFCSP (7 mm × 7 mm, 0.85 mm height) with exposed thermal pad requiring low-impedance ground connection per Analog Devices layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFIN0–RFIN3 | Single-ended RF inputs | Four 50 Ω-terminated ports selectable via internal SP4T switch; enable antenna diversity or multi-band front-end sharing. |
| LOIN+/LOIN− | Differential LO input | Accepts external high-frequency LO; also used as feedback path when internal VCO is active. |
| MXOUT+/MXOUT− | Differential mixer outputs | AC-coupled to IF DGA inputs; 255 Ω differential impedance requires matching network for optimal power transfer. |
| IFOUT1+/IFOUT1− IFOUT2+/IFOUT2− | Differential IF DGA outputs | 150 Ω balanced outputs; IFOUT1+ and IFOUT2+ tied together (same for −) to deliver 2 V p-p differential signal to ADC. |
| CS/SCLK/SDIO | SPI interface | 3.3 V tolerant serial port for full configuration of registers including PLL, DGA, balun, and mixer bias settings. |
| VTUNE/CP | VCO tuning interface | Connects to external loop filter; CP is charge pump output driving VTUNE to set VCO frequency via analog tuning voltage. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 4:1 RF switch | Enables single-device support for quad-antenna configurations or band-switching without external switches or routing complexity. |
| Tunable on-chip balun | Eliminates discrete balun components and associated insertion loss; supports 50 Ω single-ended RF inputs across full 700–2700 MHz band. |
| Fractional-N PLL with 3-VCO cores | Delivers ultra-low phase noise (−132 dBc/Hz @ 1 MHz offset) and wide LO coverage without band-switching or VCO re-tuning delays. |
| Digital step attenuator (0–15 dB) | Protects mixer linearity under varying input signal levels; 1 dB steps allow precise RF drive optimization for noise/IP3 trade-off. |
| IF DGA with 0.5 dB gain steps | Permits fine-grained gain alignment between RF chain stages and ADC full-scale, reducing quantization noise impact. |
Applications
| Cellular Base Station Receiver | Digital Predistortion (DPD) Feedback Path |
|---|---|
Use Scenario: Multi-carrier LTE/WCDMA receiver in macrocell BTS with four receive antennas and wide instantaneous bandwidth requirement. IC Role / Device Role / Timing Role: Front-end active mixer + synthesizer + IF gain block performing RF-to-IF downconversion, LO generation, and signal conditioning prior to ADC sampling. Use Value: Integrated SP4T switch and tunable balun reduce BOM count by 6+ passive components per RF path; 45 dBm OIP3 ensures clean capture of weak signals amid strong interferers. | Use Scenario: Capturing transmit signal leakage for real-time DPD algorithm training in active antenna systems. IC Role / Device Role / Timing Role: High-linearity, low-noise downconverter providing calibrated IF output synchronized to main transmitter LO via shared PLL reference. Use Value: Internal fractional-N PLL eliminates timing skew between Tx LO and Rx feedback path; 0.5 dB DGA steps enable precise amplitude matching to reference signal path. |
| Small Cell Remote Radio Head | Multi-Band FDD/TDD Receiver |
Use Scenario: Compact outdoor small cell unit supporting Band 7/38/40/41 with thermal constraints limiting power dissipation. IC Role / Device Role / Timing Role: Single-chip RF front-end delivering complete receive chain functionality including filtering, gain control, and LO synthesis. Use Value: 7 mm × 7 mm LFCSP package and 1.7 W max power consumption meet size and thermal targets; −40°C to +85°C rating supports uncontrolled enclosures. | Use Scenario: Reconfigurable receiver covering both FDD (e.g., Band 1/3) and TDD (e.g., Band 38/40) bands using software-defined LO and gain settings. IC Role / Device Role / Timing Role: Programmable mixer and synthesizer enabling rapid LO frequency hopping and gain adjustment via SPI without hardware changes. Use Value: SPI-controlled balun tuning and DSA allow real-time adaptation to band-specific impedance and dynamic range requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF receiver front-end applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADRF6612ACPZ-R7 | Lacks integrated RF switch and tunable balun; RF input range limited to 400–3800 MHz but no SP4T or balun; lower integration density. | Requires external balun and switch for multi-antenna use; better suited for single-input, wideband applications where board space permits discrete components. | Select ADRF6612ACPZ-R7 only when SP4T switching and on-die balun are unnecessary and wider RF range (400 MHz) is critical. |
| TRF372017IRGZT | Integrated PLL/VCO but no RF switch or tunable balun; RF input 300–4000 MHz; IF DGA gain range 0–24 dB; uses different SPI protocol and register map. | Higher IF gain flexibility but lacks antenna multiplexing capability; requires external RF filtering and impedance matching networks. | Choose TRF372017IRGZT for cost-sensitive designs needing broader low-end RF coverage and higher IF gain, accepting added external component count. |
Compared with ADRF6612ACPZ-R7 and TRF372017IRGZT, the ADRF6620ACPZ-R7 uniquely integrates SP4T switching and tunable balun-reducing external component count by ≥8 per RF path-while maintaining competitive linearity (45 dBm IP3) and phase noise (−132 dBc/Hz @ 1 MHz) for demanding wireless infrastructure applications.
Availability
ADRF6620ACPZ-R7 is available at Aetrix Electronics and suitable for cellular base station receivers, digital predistortion feedback paths, and small cell remote radio heads requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for ADRF6620ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving communications, industrial, automotive, and healthcare markets with precision signal processing solutions.
The ADRF6620ACPZ-R7 belongs to Analog Devices' high-integration RF receiver front-end product line, designed specifically for wireless infrastructure applications demanding co-integrated mixing, synthesis, and IF conditioning in minimal footprint.
FAQ
What is the RF input frequency range supported by the ADRF6620ACPZ-R7?
The ADRF6620ACPZ-R7 supports an RF input frequency range of 700 MHz to 2700 MHz. This covers major cellular bands including LTE Bands 12/13/17 (700 MHz), Band 3 (1800 MHz), Band 4 (1700/2100 MHz), and Band 7 (2600 MHz). Operation outside this range is not characterized or guaranteed per the datasheet specifications.
Does the ADRF6620ACPZ-R7 require an external LO source, or can it generate its own LO signal?
ADRF6620ACPZ-R7 can generate its own LO signal using the integrated fractional-N PLL and multicore VCO, covering 350 MHz to 2850 MHz. It also accepts external differential LO inputs (350–3200 MHz) via LOIN+/LOIN− pins. The device automatically configures internal/external LO mode based on register settings and REF_IN presence.
What is the function of the RFSW0 and RFSW1 pins on the ADRF6620ACPZ-R7?
The RFSW0 and RFSW1 pins on the ADRF6620ACPZ-R7 provide external hardware control of the internal 4:1 RF switch. Logic-high (2.5 V) on these pins selects specific RFINx inputs (RFIN0–RFIN3) independent of SPI register control, enabling fast antenna switching or fail-safe RF path selection in safety-critical systems.
How is the IF output impedance configured on the ADRF6620ACPZ-R7, and what load should be used?
The ADRF6620ACPZ-R7 provides balanced 150 Ω differential IF output impedance on IFOUT1+/IFOUT1− and IFOUT2+/IFOUT2−. Per the datasheet, IFOUT1+ and IFOUT2+ must be tied together (same for −) to form a single 150 Ω differential output pair. This matches standard transformer-coupled or balun-based ADC interfaces without additional termination.
What power supply requirements does the ADRF6620ACPZ-R7 have, and how is decoupling implemented?
The ADRF6620ACPZ-R7 requires a single 5 V supply (4.75–5.25 V) applied to five VCC pins (VCC1–VCC5). Each VCC pin must be decoupled to ground with both 100 pF and 0.1 µF capacitors placed near the pin. Four DECLx pins require 100 pF, 0.1 µF, and 10 µF decoupling for optimal PLL stability and noise performance.
ADRF6620ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- General Purpose
- Frequency:
- 700MHz ~ 2.7GHz
- Number of Mixers:
- 1
- Gain:
- 15dB
- Noise Figure:
- -
- Secondary Attributes:
- Integrated PLL and VCO
- Current - Supply:
- -
- Voltage - Supply:
- 4.75V ~ 5.25V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LFCSP-WQ (7x7)
ADRF6620ACPZ-R7 FAQ
1.How can I place an order for ADRF6620ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADRF6620ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADRF6620ACPZ-R7 reliable?
The price and inventory of ADRF6620ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADRF6620ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADRF6620ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADRF6620ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADRF6620ACPZ-R7?
ADRF6620ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADRF6620ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADRF6620ACPZ-R7?
For technical support, including ADRF6620ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADRF6620ACPZ-R7 requirements.
6.How does Aetrix verify that ADRF6620ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADRF6620ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADRF6620ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADRF6620ACPZ-R7?
All ADRF6620ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADRF6620ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADRF6620ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADRF6620ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADRF6620ACPZ-R7 Tags

-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated

-
ADEX-10+
Mini-Circuits

-
ADE-2+
Mini-Circuits

-
ADE-1+
Mini-Circuits

-
LT5560EDD#PBF
Analog Devices Inc.

-
LT5560EDD#TRPBF
Analog Devices Inc.

-
LTC5562IUC#TRPBF
Analog Devices Inc.

-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated

-
ADE-1ASK+
Mini-Circuits

-
ADE-1L+
Mini-Circuits

-
ADL5350ACPZ-R7
Analog Devices Inc.

-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

