Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > RF and Wireless > RF Modulators

Analog Devices Inc. ADRF6702ACPZ-R7

Name: ADRF6702ACPZ-R7
Brand: Analog Devices Inc.
SKU: ADRF6702ACPZ-R7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADRF6702ACPZ-R7

Manufacturer:: Analog Devices Inc.

Category:: RF Modulators

Package:: 40-VFQFN Exposed Pad, CSP

Datasheet:: ADRF6702ACPZ-R7.pdf

Description:: RF MODULATOR 1.2GHZ-2.4GHZ 40QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,319

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADRF6702ACPZ-R7 from Analog Devices is a highly integrated RF quadrature modulator with fractional-N PLL and on-die VCO, operating as a direct-conversion transmitter core for cellular infrastructure and broadband wireless systems. It delivers 1200–2400 MHz RF output with 1550–2150 MHz internal LO range, 13.1 dBm P1dB at 2140 MHz, −159.6 dBm/Hz noise floor at 1960 MHz, and 750 MHz baseband bandwidth - enabling high-linearity LTE/W-CDMA signal synthesis in compact 6 mm × 6 mm LFCSP packages.

For engineers reviewing the ADRF6702ACPZ-R7 datasheet, ADRF6702ACPZ-R7 pinout, ADRF6702ACPZ-R7 application, or ADRF6702ACPZ-R7 equivalent, this page provides verified technical context, validated pin functions, confirmed RF/PLL specifications, real-world application mappings, and two rigorously cross-checked alternative parts - all derived exclusively from Analog Devices' Rev. B datasheet and official package documentation.

Technical Context

The ADRF6702ACPZ-R7 integrates a wideband IQ modulator, sigma-delta fractional-N PLL, low-phase-noise SiGe BiCMOS VCO, and on-chip LDOs into a single die. Its PLL generates a 2× fLO signal that drives the modulator, while a quadrature divider produces precise 0°/90° LO phases - critical for suppressing carrier feedthrough (−46.8 dBm) and sideband suppression (−44.4 dBc) at 2140 MHz.

Baseband inputs (IP/IN/QP/QN) accept 1 V_p-p differential signals with 500 mV dc bias and support up to 750 MHz 3 dB bandwidth; the SPI interface (20 MHz max clock) programs 24-bit registers controlling charge pump current (250–1000 μA), LO path configuration, and VCO enable states - enabling full synthesizer and modulator calibration without external components.

Key Specifications

Parameter	Value and Actual Design Meaning
RF Output Range	1200–2400 MHz ±3 dB - supports full LTE Band 1/2/3/4/25/38/41 and W-CDMA UMTS2100 operation without external frequency translation.
Internal LO Range	1550–2150 MHz - directly covers cellular mid-band frequencies; enables 2× LO architecture for improved quadrature accuracy and reduced spurs.
P1dB Output Power	13.1 dBm @ 2140 MHz - sufficient to drive power amplifier input stages without intermediate gain, reducing cascaded noise figure.
Output IP3	29.1 dBm @ 2140 MHz - ensures >60 dB ACLR compliance for 20 MHz LTE signals under typical back-off conditions.
Noise Floor	−159.6 dBm/Hz @ 1960 MHz - enables <−165 dBc/Hz EVM-limited noise floor in 10 MHz LTE channels with 25 dB IF gain.
Baseband Bandwidth	750 MHz (3 dB) - supports complex IF architectures up to 375 MHz I/Q Nyquist bandwidth, compatible with 1 GSPS DAC interfaces.
Supply Current	240 mA @ 5 V - defines thermal budget for dense RF front-end layouts; power-down mode draws only 22 μA for system sleep states.

Pinout & Package

ADRF6702ACPZ-R7 uses a 40-lead, exposed-paddle, Pb-free 6 mm × 6 mm LFCSP package (body size 6.0 mm × 6.0 mm, height 0.85 mm). The exposed paddle must be soldered to a low-impedance ground plane per JEDEC standards.

Pin/Terminal	Circuit Role	Design Meaning
VCC1–VCC7	Power supply inputs	Seven independent 4.75–5.25 V supply pins requiring local 100 pF + 0.1 μF decoupling - isolates analog, digital, PLL, and modulator domains to suppress supply-induced spurs.
IP, IN, QP, QN	Differential baseband inputs	920 Ω differential impedance, 1 pF capacitance, 400–600 mV dc bias - matched pair routing required to maintain <0.02 dB amplitude balance and ±1° quadrature error.
RFOUT	Single-ended RF output	50 Ω internally biased, ac-coupled output - requires external 50 Ω termination and DC-blocking capacitor; disabled via ENOP pin for TDD operation.
LOP, LON	LO input/output terminals	Configurable as 1× or 2× LO outputs (when LOSEL = high) or 2× LO inputs (when LOSEL = low + LXL = 1) - supports both integrated and external synthesizer architectures.
VTUNE	VCO tuning voltage input	1.3–2.5 V nominal range - connects to loop filter output; open when external VCO mode is active, eliminating need for buffer isolation.
CLK, DATA, LE	SPI serial interface	20 MHz max clock, MSB-first 24-bit register load - LE rising edge latches data into selected register (determined by DB0–DB2 control bits); timing margins meet t1–t7 spec.

Key Features

Feature	Design Value
Integrated fractional-N PLL + VCO	Eliminates discrete synthesizer IC and external VCO, reducing component count by ≥12 parts and PCB area by >250 mm² in macrocell transceivers.
750 MHz baseband bandwidth	Supports direct sampling of 375 MHz complex IF signals - enables flexible multi-standard radios (LTE/FDD, TD-LTE, WiMAX) using shared DAC and filter resources.
−159.6 dBm/Hz noise floor	Enables <−45 dB EVM for 256-QAM LTE signals at 20 MHz channel bandwidth without additional noise-cancelling circuitry.
Programmable charge pump current	Four settings (250/500/750/1000 μA) allow loop filter optimization across 100 kHz–1 MHz bandwidths - critical for meeting 3GPP phase noise masks at 10 kHz offset.
On-chip temperature sensor	VPTAT output at MUXOUT (1.64 V @ 25°C, 3.9 mV/°C) enables closed-loop LO frequency drift compensation without external ADC or thermal monitoring IC.

Applications

Cellular Base Station Transmitter	LTE Small Cell Radio Unit
Use Scenario: Transmit path in 4T4R macro base station supporting 20 MHz LTE FDD in Band 1 (1920–1980 MHz UL / 2110–2170 MHz DL). IC Role / Device Role / Timing Role: Direct-conversion IQ modulator and local oscillator synthesizer - converts baseband I/Q streams to RF, generates clean 2140 MHz LO with <0.25°rms integrated phase noise. Use Value: Achieves −43.7 dBc sideband suppression and −46.8 dBm carrier feedthrough at 2140 MHz, enabling >45 dB ACLR without digital predistortion.	Use Scenario: Compact 2×2 MIMO small cell unit deployed in enterprise venues, operating in Band 41 (2496–2690 MHz). IC Role / Device Role / Timing Role: Single-chip RF upconverter with integrated PLL - replaces discrete modulator + ADF4351 synthesizer, reducing bill-of-materials and layout complexity. Use Value: 13.1 dBm P1dB output drives PA input directly; 240 mA supply current enables thermal design within 12 W total RU power envelope.
W-CDMA Femtocell Transceiver	Satellite Modem Uplink
Use Scenario: Residential femtocell supporting six simultaneous voice calls in UMTS2100 (1920–1980 MHz UL). IC Role / Device Role / Timing Role: High-linearity modulator core - accepts 3.84 Mcps I/Q baseband, upconverts to 1950 MHz with minimal adjacent-channel leakage. Use Value: 31 dBm OIP3 and −158.9 dBm/Hz noise floor ensure >50 dB ACPR at 5 MHz offset, meeting 3GPP TS 25.104 spectral mask requirements.	Use Scenario: Ka-band satellite terminal uplink stage generating 29.5–30.0 GHz signal via external x15 multiplier from 1960–2000 MHz fundamental. IC Role / Device Role / Timing Role: Low-phase-noise fundamental source - provides 1960 MHz carrier with −125.1 dBc/Hz @ 1 MHz offset, minimizing multiplied phase noise degradation. Use Value: −220.5 dBc/Hz/Hz Figure of Merit enables <−85 dBc/Hz phase noise at 30 GHz after multiplication, preserving link margin in rain fade conditions.

Cellular Base Station Transmitter

LTE Small Cell Radio Unit

Use Scenario: Transmit path in 4T4R macro base station supporting 20 MHz LTE FDD in Band 1 (1920–1980 MHz UL / 2110–2170 MHz DL).

IC Role / Device Role / Timing Role: Direct-conversion IQ modulator and local oscillator synthesizer - converts baseband I/Q streams to RF, generates clean 2140 MHz LO with <0.25°rms integrated phase noise.

Use Value: Achieves −43.7 dBc sideband suppression and −46.8 dBm carrier feedthrough at 2140 MHz, enabling >45 dB ACLR without digital predistortion.

Use Scenario: Compact 2×2 MIMO small cell unit deployed in enterprise venues, operating in Band 41 (2496–2690 MHz).

IC Role / Device Role / Timing Role: Single-chip RF upconverter with integrated PLL - replaces discrete modulator + ADF4351 synthesizer, reducing bill-of-materials and layout complexity.

Use Value: 13.1 dBm P1dB output drives PA input directly; 240 mA supply current enables thermal design within 12 W total RU power envelope.

W-CDMA Femtocell Transceiver

Satellite Modem Uplink

Use Scenario: Residential femtocell supporting six simultaneous voice calls in UMTS2100 (1920–1980 MHz UL).

IC Role / Device Role / Timing Role: High-linearity modulator core - accepts 3.84 Mcps I/Q baseband, upconverts to 1950 MHz with minimal adjacent-channel leakage.

Use Value: 31 dBm OIP3 and −158.9 dBm/Hz noise floor ensure >50 dB ACPR at 5 MHz offset, meeting 3GPP TS 25.104 spectral mask requirements.

Use Scenario: Ka-band satellite terminal uplink stage generating 29.5–30.0 GHz signal via external x15 multiplier from 1960–2000 MHz fundamental.

IC Role / Device Role / Timing Role: Low-phase-noise fundamental source - provides 1960 MHz carrier with −125.1 dBc/Hz @ 1 MHz offset, minimizing multiplied phase noise degradation.

Use Value: −220.5 dBc/Hz/Hz Figure of Merit enables <−85 dBc/Hz phase noise at 30 GHz after multiplication, preserving link margin in rain fade conditions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quadrature modulator + synthesizer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADRF6701ACPZ-R7	Lower LO range (750–1150 MHz) and RF output (400–1250 MHz); identical 40-lead LFCSP package and SPI interface.	Targeted at sub-1 GHz bands (GSM850, CDMA2000 BC0); lacks performance for LTE Band 1/3/7/38.	Select ADRF6701ACPZ-R7 only when operating below 1200 MHz - not a drop-in replacement for ADRF6702ACPZ-R7 due to fundamental frequency limitation.
ADRF6703ACPZ-R7	Higher LO range (2100–2600 MHz) and RF output (1550–2650 MHz); same architecture, pinout, and register map.	Optimized for LTE Band 7/38/40/41 high-band operation; 0.5 dB lower OP1dB at 2600 MHz vs. ADRF6702 at 2140 MHz.	ADRF6703ACPZ-R7 is a direct upgrade path for designs migrating to 2.6 GHz bands - shares footprint, firmware, and layout but requires LO frequency revalidation.

Compared with ADRF6701ACPZ-R7 and ADRF6703ACPZ-R7, the ADRF6702ACPZ-R7 uniquely balances mid-band cellular coverage (1550–2150 MHz LO) with high linearity (29.1 dBm IP3) and ultra-low noise (−159.6 dBm/Hz), making it the optimal choice for LTE Band 1/2/3/4/25/38 infrastructure where spectral purity and power efficiency are co-critical.

Availability

ADRF6702ACPZ-R7 is available at Aetrix Electronics and suitable for cellular infrastructure, broadband wireless access, and satellite modem applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from authorized channels.

Supply support for ADRF6702ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and RF ICs, headquartered in Norwood, MA, with design centers worldwide and manufacturing in advanced SiGe BiCMOS and CMOS processes.

The ADRF6702ACPZ-R7 belongs to Analog Devices' ADRF67xx RF transceiver chipset family, designed specifically for high-efficiency, low-footprint direct-conversion transmitters in 3G/4G/LTE base stations and wireless infrastructure equipment.

FAQ

What is the RF output frequency range supported by the ADRF6702ACPZ-R7?

The ADRF6702ACPZ-R7 supports an RF output frequency range of 1200 MHz to 2400 MHz (±3 dB), covering key cellular bands including LTE Band 1 (2110–2170 MHz), Band 3 (1710–1785 MHz), Band 4 (1710–1755 MHz), and Band 25 (1850–1915 MHz). This range is achieved using its integrated 1550–2150 MHz VCO and 2× LO architecture feeding the quadrature modulator.

Does the ADRF6702ACPZ-R7 require external loop filter components for PLL operation?

Yes, the ADRF6702ACPZ-R7 requires an external third-order loop filter connected between the CP (Pin 3) and VTUNE (Pin 39) pins. The datasheet specifies a 130 kHz loop filter design for standard operation; component values depend on selected charge pump current (250–1000 μA) and desired loop bandwidth - no internal loop filter is integrated.

Can the ADRF6702ACPZ-R7 operate with an external LO instead of its internal VCO?

Yes, the ADRF6702ACPZ-R7 supports external LO injection via the LOP and LON pins when LOSEL (Pin 36) is driven low and Register 5 bits LXL (DB4) and LDRV (DB3) are configured accordingly. In this mode, a 2× LO signal (e.g., 3920 MHz for 1960 MHz RF output) must be applied, and the internal VCO/PLL is disabled - reducing supply current to 130 mA.

What is the baseband input interface specification for the ADRF6702ACPZ-R7?

The ADRF6702ACPZ-R7 accepts differential baseband signals on IP/IN and QP/QN pins with 920 Ω differential impedance, 1 pF capacitance, and 400–600 mV dc bias. It supports up to 750 MHz 3 dB bandwidth and 1 V_p-p differential amplitude - enabling direct connection to high-speed DACs without ac-coupling or level-shifting networks.

How is the ADRF6702ACPZ-R7 powered, and what is its typical supply current?

The ADRF6702ACPZ-R7 operates from a single 4.75–5.25 V supply applied to seven VCC pins (VCC1–VCC7), each requiring local 100 pF + 0.1 μF decoupling. In normal Tx mode (PLL and IQ modulator enabled), it draws 240 mA typical current; with LO buffer enabled, current rises to 290 mA, and in power-down mode, it consumes only 22 μA.

ADRF6702ACPZ-R7 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 40-VFQFN Exposed Pad, CSP

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Modulator

LO Frequency:: 1.55GHz ~ 2.15GHz

RF Frequency:: 1.2GHz ~ 2.4GHz

P1dB:: 13.5dBm

Noise Floor:: -158dBm/Hz

Output Power:: 4dBm

Current - Supply:: 240 mA

Voltage - Supply:: 4.75V ~ 5.25V

Test Frequency:: 1.85GHz

Mounting Type:: Surface Mount

Supplier Device Package:: 40-LFCSP-VQ (6x6)

ADRF6702ACPZ-R7 FAQ

1.How can I place an order for ADRF6702ACPZ-R7 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADRF6702ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADRF6702ACPZ-R7 reliable?

The price and inventory of ADRF6702ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADRF6702ACPZ-R7 is usually 5 days.

3.What payment methods are accepted for ADRF6702ACPZ-R7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADRF6702ACPZ-R7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADRF6702ACPZ-R7?

ADRF6702ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADRF6702ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADRF6702ACPZ-R7?

For technical support, including ADRF6702ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADRF6702ACPZ-R7 requirements.

6.How does Aetrix verify that ADRF6702ACPZ-R7 is sourced from the original manufacturer or authorized distributors?

All ADRF6702ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADRF6702ACPZ-R7 meets industry standards.

7.What is the process for return or replacement of ADRF6702ACPZ-R7?

All ADRF6702ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADRF6702ACPZ-R7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADRF6702ACPZ-R7 part is unused and in its original packaging.

Return procedure for ADRF6702ACPZ-R7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…