Analog Devices Inc. ADRF6720ACPZ-R7
- Part No.:
- ADRF6720ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Modulators
- Package:
- 40-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADRF6720ACPZ-R7.pdf
- Description:
- RF MODULATOR 40WFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,189
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADRF6720ACPZ-R7 from Analog Devices is a wideband quadrature modulator integrating a fractional-N PLL, four multicore VCOs, and RF tunable balun-enabling single-ended 700–3000 MHz RF output. It delivers 12.2 dBm P1dB and −37.6 dBc sideband suppression at 2140 MHz, with >1000 MHz baseband modulation bandwidth and 3.3 V/425 mA operation. Used in LTE base station transmitters for direct-conversion RF upconversion.
For engineers reviewing the ADRF6720ACPZ-R7 datasheet, ADRF6720ACPZ-R7 pinout, ADRF6720ACPZ-R7 application, or ADRF6720ACPZ-R7 equivalent, key selection criteria include integrated LO synthesis range (356.25–2855 MHz), carrier feedthrough nulling capability, HD3/IP3 optimization registers, and LFCSP-40 thermal performance (θJA = 30.2 °C/W).
Technical Context
The ADRF6720ACPZ-R7 implements a direct-conversion I/Q modulator architecture with on-die polyphase filter for external 1× LO quadrature generation and divide-by-2 phase splitter for internal LO paths. Its fractional-N PLL uses a 38.4 MHz phase detector frequency and supports programmable charge pump currents (250–1000 µA) to optimize loop filter design across 700–2855 MHz LO coverage.
Baseband inputs accept 0.5 V DC-biased differential signals with >1000 MHz 1 dB bandwidth; RF output is single-ended via integrated balun. Digital control uses 3-wire SPI (SCLK/SDIO/CS) with register-mapped DACs for carrier feedthrough, sideband suppression, and HD3/IP3 calibration-enabling real-time correction without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Output Range | 700–3000 MHz: covers all LTE bands (B1–B41), WiMAX, and point-to-point microwave links without external frequency translation. |
| Internal LO Range | 356.25–2855 MHz: enables full-band LO synthesis using four integrated multicore VCOs, eliminating discrete synthesizer ICs. |
| Output P1dB | 12.2 dBm @ 2140 MHz: sufficient drive level to directly interface with PA stages in macrocell BTS without intermediate gain blocks. |
| Sideband Suppression | −37.6 dBc @ 2140 MHz (typ): reduces adjacent-channel interference in FDD systems; improved to −47.1 dBc with DAC-based LO nulling. |
| Baseband Bandwidth | >1000 MHz: supports 100+ MHz signal bandwidths required for 4×4 MIMO LTE-A and 5G NR FR1 waveforms. |
| Noise Floor | −157.9 dBm/Hz @ 2140 MHz: ensures high EVM performance (<2.5% at 20 MHz LTE) in noise-sensitive receiver-shared transceivers. |
| Power Supply | 3.3 V / 425 mA (internal LO mode): fixed rail simplifies power tree; current scales down to 228 mA when using external LO. |
Pinout & Package
ADRF6720ACPZ-R7 is housed in a 40-lead, 6 mm × 6 mm RoHS-compliant LFCSP package with exposed thermal pad soldered to PCB ground plane (θJA = 30.2 °C/W). Pin functions are validated per Analog Devices DS Rev. 0, Page 9–10.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I+, I− | Differential In-Phase Baseband Input | Accepts 0.5 V DC-biased, >1000 MHz BW differential signal; 465 Ω input impedance at 10 MHz enables direct connection to high-speed DAC outputs. |
| Q+, Q− | Differential Quadrature Baseband Input | Matches I± path for precise 90° phase alignment; amplitude balance ≤ ±0.022 dB at 2140 MHz minimizes image rejection degradation. |
| LOOUT+, LOOUT− | Differential LO Output | Provides internally synthesized or externally injected 1×/2× LO; output level programmable (−5.1 to +3 dBm) to optimize mixer linearity vs. noise trade-off. |
| RFOUT | Single-Ended RF Output | Integrated balun eliminates external matching; 0 V DC bias allows direct coupling to bandpass filters or PAs without blocking capacitors. |
| VTUNE | VCO Tuning Voltage Input | Analog tuning port for manual VCO calibration or external loop filter integration; voltage range −0.3 to +3.6 V supports standard active loop designs. |
| ENBL | Global Enable/Disable Control | Hardware shutdown with 190 ns turn-on/20 ns turn-off settling; synchronizes power gating across modulator, PLL, and VCO blocks for low-power TDD operation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Fractional-N PLL + Multicore VCOs | Eliminates 3–4 discrete components (PLL IC, VCO, loop filter, buffer), reducing BOM count and layout area by >40% in macrocell radio cards. |
| Programmable Carrier Feedthrough Nulling | DAC-controlled I/Q DC offset correction achieves <−44 dBm feedthrough (typ), enabling <0.5% EVM in 256-QAM LTE transmission without factory trimming. |
| HD3/IP3 Optimization Registers | On-chip calibration registers adjust mixer bias and LO drive to maximize OIP3 (32.6 dBm @ 2140 MHz), critical for ACLR compliance in multi-carrier LTE. |
| Single-Ended RF Output with Integrated Balun | Removes need for external 1:1 balun and matching network, cutting RF front-end insertion loss by 0.8 dB and improving thermal stability over temperature. |
| 3-Wire SPI Interface with Register Map | Full digital control of 32+ configuration registers (e.g., LO injection side, charge pump current, DAC offsets) enables dynamic reconfiguration in software-defined radios. |
Applications
| 4G LTE Base Station Transmitter | Microwave Point-to-Point Radio |
|---|---|
Use Scenario: Transmit path in 2T2R or 4T4R macrocell remote radio head (RRH) operating in Band 1 (2100 MHz) with 20 MHz channel bandwidth. IC Role / Device Role / Timing Role: Direct-conversion quadrature modulator generating RF output from baseband I/Q streams; integrates LO synthesis to replace discrete PLL+VCO chain. Use Value: Reduces component count by 5 parts and PCB area by 120 mm² versus discrete solution; −37.6 dBc sideband suppression meets 3GPP TS 36.104 ACLR requirements. |
Use Scenario: 6–42 GHz licensed backhaul link using 256-QAM modulation at 112 MHz signal bandwidth. IC Role / Device Role / Timing Role: Wideband modulator providing 700–3000 MHz RF output; internal LO supports frequency planning across multiple E-band sub-bands. Use Value: >1000 MHz baseband bandwidth accommodates full 112 MHz waveform without aliasing; −157.9 dBm/Hz noise floor maintains 35 dB SNR at receiver input. |
| Satellite Modem Uplink | Military SDR Front-End |
Use Scenario: Ka-band upconverter in mobile satellite terminal using DVB-S2X with adaptive coding and modulation. IC Role / Device Role / Timing Role: High-linearity modulator with programmable HD3/IP3 optimization to maintain MER >32 dB under varying temperature and supply conditions. Use Value: Output IP3 of 32.6 dBm @ 2140 MHz ensures minimal intermodulation distortion across multi-tone DVB-S2X carriers; operates across −40°C to +85°C. |
Use Scenario: Wideband SIGINT receiver front-end requiring rapid frequency hopping and simultaneous multi-band monitoring. IC Role / Device Role / Timing Role: Reconfigurable modulator supporting both high-side and low-side LO injection; SPI interface enables <100 µs retuning via FPGA control. Use Value: Dual LO injection modes simplify system-level frequency planning; ENBL pin provides hardware-fast shutdown for TEMPEST-compliant emission control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar wideband quadrature modulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADRF6702ACPZ-R7 | Narrower RF range (400–2800 MHz); no integrated VCOs-requires external LO source; lower P1dB (10.5 dBm @ 2140 MHz). | Suitable for cost-sensitive 2G/3G infrastructure where full 3 GHz coverage and on-chip synthesis are unnecessary. | Select ADRF6702ACPZ-R7 only if LO source is already available and RF band coverage ≤2800 MHz suffices. |
| TRF372017IRGZT | Wider RF range (300–4000 MHz); no integrated PLL/VCO; higher supply current (520 mA); uses different SPI protocol (4-wire). | Better suited for millimeter-wave test equipment requiring extended upper-frequency coverage beyond 3 GHz. | Choose TRF372017IRGZT when operating above 3000 MHz or when external synthesizer architecture is preferred for phase noise isolation. |
Compared with ADRF6720ACPZ-R7, ADRF6702ACPZ-R7 lacks integrated VCOs and has reduced RF bandwidth, while TRF372017IRGZT offers broader frequency coverage but requires external LO and consumes 22% more power-making ADRF6720ACPZ-R7 optimal for compact, self-contained LTE macrocell transmitters.
Availability
ADRF6720ACPZ-R7 is available at Aetrix Electronics and suitable for 4G/LTE base station development, microwave backhaul design, and satellite modem production requiring stable component supply, full RoHS compliance, and guaranteed long-term availability through 2030.
Supply support for ADRF6720ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and RF ICs, serving communications, industrial, and aerospace markets with precision signal processing solutions since 1965.
The ADRF6720ACPZ-R7 belongs to Analog Devices' RadioVerse™ portfolio of highly integrated RF transceivers and modulators, designed specifically for wireless infrastructure equipment requiring reduced size, power, and design complexity in 3G/4G/5G base stations.
FAQ
What is the maximum RF output frequency supported by the ADRF6720ACPZ-R7?
The ADRF6720ACPZ-R7 supports an RF output frequency range of 700 MHz to 3000 MHz, verified across temperature (−40°C to +85°C) and supply (3.15–3.45 V). This covers all LTE FDD/TDD bands (B1–B41), WiMAX, and unlicensed 2.4/5 GHz ISM bands. Operation above 3000 MHz is not characterized or guaranteed.
Does the ADRF6720ACPZ-R7 require external loop filter components when using the integrated PLL?
Yes, the ADRF6720ACPZ-R7 requires an external passive loop filter between CP (Pin 36) and VTUNE (Pin 32) to stabilize the fractional-N PLL. The datasheet provides reference designs for 20 kHz bandwidth filters; omitting this filter results in unstable LO output and excessive phase noise or spurs.
Can the ADRF6720ACPZ-R7 operate with an external LO instead of the internal synthesizer?
Yes, the ADRF6720ACPZ-R7 supports external LO injection via LOIN+/LOIN− (Pins 33/34) while disabling the internal PLL and VCOs. In this mode, supply current drops to 228 mA, and the device accepts −6 to +6 dBm differential LO input at 700–3000 MHz-ideal for systems with ultra-low-phase-noise external synthesizers.
How is carrier feedthrough corrected in the ADRF6720ACPZ-R7?
Carrier feedthrough in the ADRF6720ACPZ-R7 is corrected using two dedicated 8-bit DACs (DCOFF_I and DCOFF_Q) accessible via SPI registers. These inject calibrated DC offsets into the I and Q baseband paths to null residual LO leakage, achieving <−44 dBm feedthrough after calibration-critical for meeting spectral mask requirements in LTE.
What is the thermal resistance (θJA) of the ADRF6720ACPZ-R7 package?
The ADRF6720ACPZ-R7 in its 40-lead 6 mm × 6 mm LFCSP package has a measured junction-to-ambient thermal resistance (θJA) of 30.2 °C/W, per JEDEC JESD51-2. This value assumes proper PCB layout with the exposed pad soldered to a low-impedance ground plane and ≥4 thermal vias-essential for maintaining junction temperature below 125°C at full 425 mA load.
ADRF6720ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Modulator
- LO Frequency:
- 356MHz ~ 2.855GHz
- RF Frequency:
- -
- P1dB:
- 12.2dBm
- Noise Floor:
- -158dBm/Hz
- Output Power:
- 5dBm
- Current - Supply:
- 425 mA
- Voltage - Supply:
- 3.3V
- Test Frequency:
- 2GHz
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP-WQ (6x6)
ADRF6720ACPZ-R7 FAQ
1.How can I place an order for ADRF6720ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADRF6720ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADRF6720ACPZ-R7 reliable?
The price and inventory of ADRF6720ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADRF6720ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADRF6720ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADRF6720ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADRF6720ACPZ-R7?
ADRF6720ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADRF6720ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADRF6720ACPZ-R7?
For technical support, including ADRF6720ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADRF6720ACPZ-R7 requirements.
6.How does Aetrix verify that ADRF6720ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADRF6720ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADRF6720ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADRF6720ACPZ-R7?
All ADRF6720ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADRF6720ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADRF6720ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADRF6720ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADRF6720ACPZ-R7 Tags

-
LTC5599IUF#TRPBF
Analog Devices Inc.

-
LTC5599IUF#PBF
Analog Devices Inc.

-
LTC5589IUF#PBF
Analog Devices Inc.

-
ADL5375-05ACPZ-R7
Analog Devices Inc.

-
ADL5385ACPZ-R7
Analog Devices Inc.

-
AD8346ARUZ-REEL7
Analog Devices Inc.

-
LTC5588IPF-1#PBF
Analog Devices Inc.

-
ADRF6755ACPZ-R7
Analog Devices Inc.

-
TRF370417IRGET
Texas Instruments

-
HMC631LP3ETR
Analog Devices Inc.

-
TRF3705IRGET
Texas Instruments

-
LTC5589IUF#TRPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

