Analog Devices Inc. ADRF6755ACPZ
- Part No.:
- ADRF6755ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Modulators
- Package:
- 56-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADRF6755ACPZ.pdf
- Description:
- RF MODULATOR 100MHZ-2.4GHZ 56QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,742
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADRF6755 from Analog Devices is a fully integrated I/Q modulator with on-chip fractional-N PLL, VCO, and 47 dB digitally controlled attenuator, operating from 100 MHz to 2400 MHz. It delivers 8 dBm P1dB at 1800 MHz, −161 dBm/Hz noise floor, and 20.5 dBm output IP3, enabling direct RF upconversion in satellite transceivers, LTE base stations, and broadband wireless infrastructure.
For engineers reviewing the ADRF6755 datasheet, ADRF6755 pinout, ADRF6755 application, or ADRF6755 equivalent, this device supports SPI/I2C configuration, offers 1 Hz frequency resolution, integrates baseband bandwidth up to 600 MHz, and provides programmable RF output disable with 350 ns turn-off settling time-critical for TDD systems and fast-hopping transmitters.
Technical Context
The ADRF6755 combines a high-modulus fractional-N synthesizer (10–40 MHz PFD, 25 MHz/V KVCO) with a wideband quadrature modulator featuring differential 500 mV dc-biased IBB/QBB inputs and single-ended 50 Ω RFOUT. Its third-order fractional interpolator enables sub-Hz resolution while maintaining low in-band phase noise (0.17° rms integrated from 1 kHz–8 MHz at 1800 MHz).
Baseband signal path supports 600 MHz 3 dB bandwidth and 450 mV p-p nominal swing per differential pair; RF output gain flatness is ±0.5 dB across any 40 MHz span at 300–2400 MHz, and LO carrier feedthrough is suppressed to −45 dBc at 1800 MHz with full 47 dB attenuation range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 100 MHz to 2400 MHz RF output-covers L/S/C bands for cellular, satellite, and WiMAX applications. |
| Output P1dB | 8.0 dBm at 1800 MHz-supports linear operation into 50 Ω with sufficient headroom for 16-QAM signals. |
| Output IP3 | 20.5 dBm at 1800 MHz-enables high dynamic range in multi-carrier FDD/TDD base station transmitters. |
| Noise Floor | −161 dBm/Hz at 1800 MHz-minimizes EVM degradation in wideband OFDM systems. |
| Attenuation Range | 47 dB in 1 dB steps-provides precise RF power control without external DAC or VGA stages. |
| Frequency Resolution | 1 Hz-supports ultra-fine channel spacing and narrowband interference rejection in cognitive radio. |
| Baseband BW | 600 MHz (3 dB)-accommodates 100+ MHz instantaneous bandwidths for 5G NR and IEEE 802.11ay. |
| Interface | SPI (20 MHz max) or I²C (400 kHz max)-enables flexible microcontroller or FPGA control with register readback via SDO. |
Pinout & Package
ADRF6755 is housed in a 56-lead, 8 mm × 8 mm LFCSP package with exposed paddle (EP), requiring low-impedance ground connection. Power domains are segregated: VCC1–VCC4 (5 V analog supplies), VREG1–VREG6 and REGOUT (3.3 V PLL/digital supplies), AGND/DGND (separate analog/digital ground planes).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IBB / IBB | Differential In-Phase Baseband Input | High-impedance, 500 mV dc-biased inputs accepting 450 mV p-p differential sine wave; require external biasing and low-Z drive. |
| QBB / QBB | Differential Quadrature Baseband Input | Same electrical specs as IBB pins; orthogonal 90° phase relationship enables complex modulation without external hybrid. |
| RFOUT | Single-Ended RF Output | 50 Ω internally matched, ac-coupled output delivering modulated spectrum; requires external dc blocking capacitor. |
| TXDIS | RF Output Disable Control | CMOS input: high = RF output disabled to −100 dBm, low = normal operation; 350 ns turn-off critical for TDD timing. |
| VTUNE | VCO Tuning Voltage Input | Analog control node derived from charge pump + loop filter; sets output frequency via 25 MHz/V KVCO characteristic. |
| RSET | Charge Pump Current Set | Resistor-to-ground sets max ICP (e.g., 4.7 kΩ → 5 mA); directly impacts PLL lock time and phase noise. |
| REFIN / REFIN | Differential Reference Input | AC-coupled CMOS input pair supporting 10–300 MHz (with div/2 enabled); defines synthesizer accuracy and stability. |
| LOMON / LOMON | Differential LO Monitor Output | Open-collector replica of internal LO at selectable levels (−6 to −24 dBm); used for feedback or spectrum analysis. |
| SDI/SDA, CLK/SCL, SDO, CS | Serial Interface Signals | Configurable for SPI (CS active-low enable) or I²C (CS high = 0x60 address); SDO allows register readback for verification. |
| LDET | PLL Lock Detect Output | CMOS open-drain output: high = locked, low = unlocked; enables system-level fault detection and recovery sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Fractional-N PLL + VCO | Eliminates external synthesizer components; achieves <1 Hz resolution and 0.17° rms integrated phase noise at 1800 MHz. |
| 47 dB Digital Attenuator | Replaces discrete VGA + DAC; 1 dB step accuracy ±1.5 dB over full frequency range enables precise closed-loop power control. |
| 600 MHz Baseband Bandwidth | Supports >100 MHz instantaneous signal bandwidths required for 5G FR1 and WiGig PHY layers without external amplification. |
| Programmable RF Output Disable | 350 ns turn-off time meets stringent TDD guard interval requirements in LTE/LTE-A and 5G NR TDD deployments. |
| Dual Serial Interface (SPI/I²C) | Enables interoperability with both FPGA-based control (SPI) and microcontroller-based systems (I²C), reducing BOM and firmware complexity. |
| Multi-Rail Power Architecture | Separate 5 V (VCCx) and 3.3 V (VREGx/REGOUT) domains isolate modulator, PLL, and digital logic-reducing cross-talk and improving spectral purity. |
Applications
| Satellite Communications Transmitter | 4G/5G Small Cell Base Station |
|---|---|
Use Scenario: Uplink signal generation in L-band (1.5–1.6 GHz) and S-band (2.0–2.3 GHz) satellite terminals with adaptive modulation. IC Role / Device Role / Timing Role: Direct-conversion I/Q modulator with integrated synthesizer generates clean RF carriers without external LO chain or IF filtering. Use Value: Reduces bill-of-materials by eliminating discrete PLL, VCO, and modulator ICs; −161 dBm/Hz noise floor maintains EVM <2.5% for 64-QAM under rain fade conditions. | Use Scenario: Compact remote radio head (RRH) supporting 2×2 MIMO with 100 MHz instantaneous bandwidth in 3.5 GHz TDD band. IC Role / Device Role / Timing Role: Single-chip RF front-end core providing I/Q upconversion, frequency synthesis, and digital gain control for dual-transmit paths. Use Value: 600 MHz baseband bandwidth and 350 ns TXDIS turn-off enable compliant 5G NR TDD frame structure with 125 μs guard period between DL/UL slots. |
| Broadband Wireless Access (WiMAX) | Test & Measurement Signal Generator |
Use Scenario: Fixed wireless CPE operating in 2.3–2.7 GHz band with dynamic channel allocation and adaptive coding. IC Role / Device Role / Timing Role: High-linearity modulator generating OFDMA symbols with minimal adjacent-channel leakage due to −70 dBc sideband suppression. Use Value: 20.5 dBm IP3 and ±0.5 dB gain flatness ensure ACLR >45 dBc across 20 MHz channels, meeting IEEE 802.16e spectral mask requirements. | Use Scenario: Portable RF stimulus source for production test of receivers, filters, and antennas in lab and field environments. IC Role / Device Role / Timing Role: Programmable RF signal source with 1 Hz tuning resolution and calibrated output power via integrated attenuator. Use Value: Eliminates need for external step attenuator and synthesizer; LOMON outputs provide real-time LO monitoring for calibration traceability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/Q modulator with integrated synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADRF6780ACPZ | Wider RF range (100 MHz–6 GHz), higher P1dB (10.5 dBm @ 3.5 GHz), but lower IP3 (17.5 dBm) and no LOMON outputs. | Better suited for mmWave 5G FR2 testing; lacks integrated LO monitor needed for closed-loop calibration. | Select ADRF6780 when extending beyond 2.4 GHz; retain ADRF6755 for sub-3 GHz infrastructure where LO monitoring and superior IP3 are critical. |
| TRF372017IRGZT | Lower frequency range (300 MHz–4 GHz), no integrated PLL/VCO, requires external synthesizer; 45 dB gain control, 19 dBm IP3 @ 2.1 GHz. | Requires additional PLL IC and loop filter design; suitable for cost-sensitive designs where board space permits discrete synthesis. | Choose TRF372017 when system already includes high-performance external PLL and layout constraints allow separate component placement. |
Compared with ADRF6755, ADRF6780 offers extended frequency coverage at the expense of LO monitoring capability and linearity, while TRF372017 reduces integration level but lowers BOM cost where external synthesis is acceptable.
Availability
ADRF6755 is available at Aetrix Electronics and suitable for satellite communications transmitters, 4G/5G small cell base stations, and broadband wireless access equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADRF6755 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets since 1965.
The ADRF6755 belongs to Analog Devices' RadioVerse™ family of highly integrated RF transceivers and front-end ICs, designed specifically for next-generation wireless infrastructure requiring single-chip RF upconversion, frequency synthesis, and digital control.
FAQ
What is the maximum baseband input bandwidth supported by the ADRF6755?
The ADRF6755 supports a 600 MHz 3 dB baseband bandwidth on its differential IBB/QBB inputs. This enables handling of wide instantaneous signal bandwidths such as those required for 100 MHz 5G NR carriers or multi-carrier LTE-A deployments. The input stage is dc-biased at 500 mV and accepts 450 mV p-p differential sine waves, requiring external biasing and low-impedance drive sources. Performance remains stable across temperature and supply variations.
Does the ADRF6755 include an integrated voltage-controlled oscillator (VCO)?
Yes, the ADRF6755 integrates a high-performance VCO as part of its fractional-N PLL subsystem. The VCO exhibits a tuning sensitivity (KVCO) of 25 MHz/V and operates across the full 100 MHz–2400 MHz RF output range. VTUNE is provided as an accessible pin for external loop filter connection, and the VCO's phase noise contributes directly to the device's specified −133 dBc/Hz at 1 MHz offset (1800 MHz LO). No external VCO is required.
How does the ADRF6755 handle RF output power control?
The ADRF6755 implements a 47 dB digitally controlled attenuator with 1 dB step resolution, programmable via SPI or I²C interface registers. Absolute step accuracy is ±2.0 dB at full 47 dB attenuation, and relative step accuracy is ±1.5 dB across the full frequency range above 300 MHz. Output settling time is 15 µs to ±0.2 dB, enabling fast power ramping in TDD systems. The attenuator operates independently of the I/Q input amplitude.
Can the ADRF6755 be configured for both SPI and I²C interfaces simultaneously?
No, the ADRF6755 supports either SPI or I²C mode, selected by the logic state of the CS pin: CS high configures I²C (slave address 0x60), while CS low selects SPI mode. Both interfaces share SDI/SDA and CLK/SCL pins but use different protocols and timing-SPI supports up to 20 MHz clocking and register readback via SDO, whereas I²C operates at ≤400 kHz and is bidirectional on SDI/SDA. Mode selection is hardware-defined and not runtime-switchable.
What is the purpose of the LOMON pins on the ADRF6755?
The LOMON and LOMON pins provide a differential, open-collector replica of the internal local oscillator signal at four programmable output power levels (−6, −12, −18, or −24 dBm). These outputs are intended for external monitoring, feedback, or spectrum analysis and must be terminated to REGOUT (3.3 V) with external resistors. They can be disabled via serial port programming and should be tied to REGOUT if unused. Unlike RFOUT, LOMON carries only the LO tone-not the modulated signal.
ADRF6755ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 56-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Modulator
- LO Frequency:
- -
- RF Frequency:
- 100MHz ~ 2.4GHz
- P1dB:
- 9dBm
- Noise Floor:
- -160.5dBm/Hz
- Output Power:
- -1.7dBm
- Current - Supply:
- 380 mA
- Voltage - Supply:
- 4.75V ~ 5.25V
- Test Frequency:
- 100MHz
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 56-LFCSP-VQ (8x7.75)
ADRF6755ACPZ FAQ
1.How can I place an order for ADRF6755ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADRF6755ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADRF6755ACPZ reliable?
The price and inventory of ADRF6755ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADRF6755ACPZ is usually 5 days.
3.What payment methods are accepted for ADRF6755ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADRF6755ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADRF6755ACPZ?
ADRF6755ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADRF6755ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADRF6755ACPZ?
For technical support, including ADRF6755ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADRF6755ACPZ requirements.
6.How does Aetrix verify that ADRF6755ACPZ is sourced from the original manufacturer or authorized distributors?
All ADRF6755ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADRF6755ACPZ meets industry standards.
7.What is the process for return or replacement of ADRF6755ACPZ?
All ADRF6755ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADRF6755ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADRF6755ACPZ part is unused and in its original packaging.
Return procedure for ADRF6755ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADRF6755ACPZ Tags

-
LTC5599IUF#TRPBF
Analog Devices Inc.

-
LTC5599IUF#PBF
Analog Devices Inc.

-
LTC5589IUF#PBF
Analog Devices Inc.

-
ADL5375-05ACPZ-R7
Analog Devices Inc.

-
ADL5385ACPZ-R7
Analog Devices Inc.

-
AD8346ARUZ-REEL7
Analog Devices Inc.

-
LTC5588IPF-1#PBF
Analog Devices Inc.

-
ADRF6755ACPZ-R7
Analog Devices Inc.

-
TRF370417IRGET
Texas Instruments

-
HMC631LP3ETR
Analog Devices Inc.

-
TRF3705IRGET
Texas Instruments

-
LTC5589IUF#TRPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
