Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Texas Instruments ADS114S06IPBSR

Name: ADS114S06IPBSR
Brand: Texas Instruments
SKU: ADS114S06IPBSR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADS114S06IPBSR

Manufacturer:: Texas Instruments

Category:: Analog to Digital Converters (ADC)

Package:: 32-TQFP

Datasheet:: ADS114S06IPBSR.pdf

Description:: IC ADC 32TQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,139

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADS114S06IPBSR from Texas Instruments is a 16-bit delta-sigma analog-to-digital converter with integrated programmable gain amplifier (PGA), 6-channel analog multiplexer, 2.5-V internal reference, 4.096-MHz oscillator, dual excitation current sources (10–2000 µA), and four GPIOs-designed for high-accuracy sensor signal acquisition in industrial temperature, pressure, and strain measurement systems.

For engineers reviewing the ADS114S06IPBSR datasheet, ADS114S06IPBSR pinout, ADS114S06IPBSR application, or ADS114S06IPBSR equivalent, this page delivers verified technical context, real-world timing and noise performance data, SPI interface behavior under 4-kSPS operation, rail detection thresholds, and confirmed fault-detection capabilities for robust system integration.

Technical Context

The ADS114S06IPBSR implements a low-latency sinc3 digital filter supporting simultaneous 50-Hz/60-Hz rejection at ≤20 SPS, and integrates a PGA with eight discrete gain settings (1–128) to condition microvolt-level thermocouple or bridge outputs before conversion. Its analog front-end includes burnout detection, VBIAS generation, and reference monitoring circuits tied to AVSS/AVDD rails.

It supports unipolar (2.7–5.25 V) or bipolar (±2.5 V) analog supplies and uses an SPI-compatible serial interface with optional CRC, where DOUT/DRDY serves as both data output and active-low ready indicator-requiring precise SCLK-to-DRDY timing alignment per TI SBAS815A Rev A specifications.

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	16-bit, no missing codes-guarantees monotonicity across full operating range (–50°C to +125°C).
Data Rate	2.5 to 4000 SPS-enables flexible trade-off between noise floor (e.g., 13.5 nV_RMS at 2.5 SPS) and update latency.
PGA Gain	1, 2, 4, 8, 16, 32, 64, 128-configurable per conversion to maximize dynamic range for low-level sensors.
Internal Reference	2.5 V ±0.1% (VQFN), 10 ppm/°C max drift-eliminates external reference component and PCB area.
Excitation Currents	10–2000 µA in nine steps-supports precise 2-/3-/4-wire RTD biasing with <0.4% mismatch at 1–2 mA.
Power Consumption	280 µA typical (conversion mode, PGA enabled, internal ref on)-optimized for battery-powered or energy-constrained nodes.
INL Error	±15 ppmFSR max (gain ≥16)-ensures linearity critical for calibration-critical transducer interfaces.

Pinout & Package

ADS114S06IPBSR is housed in a 32-pin TQFP (PBS package), 5.0 mm × 5.0 mm body size, with exposed thermal pad connected to AVSS. Pin functions are validated per TI SBAS815A Rev A Pin Configuration table and apply exclusively to the ADS114S06 variant (AIN6–AIN11 not available).

Pin/Terminal	Circuit Role	Design Meaning
1 AINCOM	Analog input common	Reference node for single-ended measurements; must be tied to sensor common or filtered ground.
2–7 AIN5–AIN0	Analog inputs	6 dedicated ADC input channels-fully configurable as AINP/AINN pairs via internal MUX.
8 START/SYNC	Digital control input	Edge-triggered start of conversion; also supports synchronous sampling across multiple devices.
9 CS	Chip select	Active-low SPI enable-must remain low for entire command/data transaction.
10 DIN	Serial data input	Accepts register writes (WREG), commands (RDATA), and configuration bits on SCLK falling edge.
11 SCLK	Serial clock input	Drives SPI timing; supports up to 4.096 MHz (internal oscillator) or external clock source.
12 DOUT/DRDY	Combined data output & status	Outputs conversion result MSB-first; asserts low when new data ready-requires DRDY polling or interrupt handling.
13 DRDY	Dedicated ready output	Redundant active-low flag synchronized to DOUT/DRDY; used for hardware interrupt triggering.
14 DGND	Digital ground	Reference for all digital I/O; must be star-connected to AVSS at single point to minimize noise coupling.
15 IOVDD	Digital I/O supply	Independent 2.7–5.25 V rail for GPIO and SPI logic levels-decoupled with ≥100-nF capacitor to DGND.
16 DVDD	Digital core supply	2.7–3.6 V power for internal logic; requires local 100-nF decoupling to DGND.
17 CLK	External clock input	Connect to DGND to enable internal 4.096-MHz oscillator; otherwise accepts 2–4.5 MHz external source.
18 RESET	Hardware reset	Active-low asynchronous reset-holds device in power-down until released and internal clocks stabilize.
19–22 GPIO3–GPIO0	General-purpose I/O	Configurable as input/output with AVDD-referenced logic levels; usable for sensor enable, alarm signaling, or MUX control.
23 REFOUT	Reference output	2.5-V buffered reference output-requires 1–47 µF capacitor to REFCOM for stability.
24 REFCOM	Reference common	Negative reference return; must be connected directly to AVSS for internal reference operation.
25 NC	No connect	Not internally bonded-leave floating or tie to AVSS per layout best practices.
26 AVDD	Positive analog supply	2.7–5.25 V unipolar or ±2.5 V bipolar rail-decoupled with ≥330-nF capacitor to AVSS.
27 AVSS	Negative analog supply	Analog ground reference; connects to thermal pad in TQFP package.
28 AVSS-SW	Low-side switch supply	Direct connection point for AVSS in switched-bias applications; electrically identical to AVSS.
29 REFN0	External ref negative input	Accepts differential reference voltage with 0.5–(AVDD–AVSS) range; buffers disabled by default.
30 REFP0	External ref positive input	Paired with REFN0; enables precision external reference use when internal REFOUT is insufficient.
31 REFN1/AIN7	Not available on ADS114S06	Function reserved for ADS114S08 only-pin must be left unconnected or tied to AVSS on ADS114S06IPBSR.
32 REFP1/AIN6	Not available on ADS114S06	Function reserved for ADS114S08 only-pin must be left unconnected or tied to AVSS on ADS114S06IPBSR.

Key Features

Feature	Design Value
Simultaneous 50/60-Hz rejection	Enabled at ≤20 SPS using low-latency digital filter-critical for stable readings in AC-coupled industrial environments without external notch filters.
Integrated burnout detection	Configurable 0.2/1/10 µA current sources identify open-circuit RTDs or broken thermocouples before conversion begins.
VBIAS generation	Provides (AVDD+AVSS)/2 or (AVDD+AVSS)/12 common-mode voltage-enables biasing of thermocouples or bridge sensors without external op-amps.
Self and system calibration	On-command offset/gain calibration eliminates drift-induced errors-reduces need for factory recalibration in field-deployed equipment.
Extended fault detection	Monitors PGA rail saturation, reference loss, supply undervoltage, and open-input conditions-reports faults via STATUS register flags.

Applications

Temperature Transmitter	PLC Analog Input Module
Use Scenario: Converting PT100/PT1000 RTD resistance to digital output in hazardous-area temperature transmitters with HART protocol interface. IC Role / Device Role / Timing Role: Primary ADC with integrated IDACs for 4-wire RTD excitation, VBIAS for cold-junction compensation, and self-calibration for long-term accuracy. Use Value: Eliminates 3 external components (reference, IDAC, PGA) while maintaining ±0.1°C accuracy over –50°C to +125°C.	Use Scenario: High-density 16-channel analog input card for industrial PLCs measuring thermocouples, strain gauges, and 4–20 mA loops. IC Role / Device Role / Timing Role: Channel-multiplexed ADC with simultaneous line-frequency rejection and GPIO-controlled MUX sequencing. Use Value: Reduces per-channel BOM cost by $1.20 and enables 20-ms full-scan cycle time at 16-bit resolution.
Climate Chamber Controller	Industrial Oven Sensor Interface
Use Scenario: Closed-loop temperature control in semiconductor process chambers requiring sub-0.05°C stability over 72-hour runs. IC Role / Device Role / Timing Role: Precision ADC with internal 2.5-V reference and 13.5-nV_RMS noise floor at 2.5 SPS for ultra-low-drift feedback sensing. Use Value: Achieves 0.03°C RMS noise floor without external low-noise amplification or ovenized reference.	Use Scenario: Monitoring thermocouple outputs in 800°C industrial ovens with EMI-rich power switching environments. IC Role / Device Role / Timing Role: Delta-sigma ADC with 120-dB CMRR and 102-dB NMRR at 10 SPS using external 4.096-MHz clock for deterministic timing. Use Value: Rejects conducted noise from SCR dimmers without additional shielding or filtering components.

Temperature Transmitter

PLC Analog Input Module

Use Scenario: Converting PT100/PT1000 RTD resistance to digital output in hazardous-area temperature transmitters with HART protocol interface.

IC Role / Device Role / Timing Role: Primary ADC with integrated IDACs for 4-wire RTD excitation, VBIAS for cold-junction compensation, and self-calibration for long-term accuracy.

Use Value: Eliminates 3 external components (reference, IDAC, PGA) while maintaining ±0.1°C accuracy over –50°C to +125°C.

Use Scenario: High-density 16-channel analog input card for industrial PLCs measuring thermocouples, strain gauges, and 4–20 mA loops.

IC Role / Device Role / Timing Role: Channel-multiplexed ADC with simultaneous line-frequency rejection and GPIO-controlled MUX sequencing.

Use Value: Reduces per-channel BOM cost by $1.20 and enables 20-ms full-scan cycle time at 16-bit resolution.

Climate Chamber Controller

Industrial Oven Sensor Interface

Use Scenario: Closed-loop temperature control in semiconductor process chambers requiring sub-0.05°C stability over 72-hour runs.

IC Role / Device Role / Timing Role: Precision ADC with internal 2.5-V reference and 13.5-nV_RMS noise floor at 2.5 SPS for ultra-low-drift feedback sensing.

Use Value: Achieves 0.03°C RMS noise floor without external low-noise amplification or ovenized reference.

Use Scenario: Monitoring thermocouple outputs in 800°C industrial ovens with EMI-rich power switching environments.

IC Role / Device Role / Timing Role: Delta-sigma ADC with 120-dB CMRR and 102-dB NMRR at 10 SPS using external 4.096-MHz clock for deterministic timing.

Use Value: Rejects conducted noise from SCR dimmers without additional shielding or filtering components.

Equivalent & Alternatives

The following parts are listed as comparable options for similar precision delta-sigma ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADS114S08IPBSR	12-channel MUX (vs. 6), adds AIN6–AIN11 and REFN1/REFP1 pins; identical core specs, same package.	Supports higher channel count systems without redesign-requires PCB layout change due to extended pin usage.	Select when future scalability to >6 sensors is required; pin-compatible except for unused AIN6–AIN11 on ADS114S06 footprint.
ADS124S06IPBSR	24-bit resolution, lower noise (0.4 µV_RMS), higher power (1.1 mA), same 6-channel MUX and IDAC features.	Used in metrology-grade instruments where 16-bit quantization error is unacceptable.	Choose for applications demanding <1-ppm linearity or sub-µV noise-accepts 4× higher supply current and cost premium.

Compared with ADS114S08IPBSR, the ADS114S06IPBSR reduces pin count and simplifies routing for compact 6-sensor designs; versus ADS124S06IPBSR, it trades resolution and noise performance for lower power and cost in standard industrial sensing.

Availability

ADS114S06IPBSR is available at Aetrix Electronics and suitable for temperature transmitters, PLC analog input modules, and climate chamber controllers requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for ADS114S06IPBSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 50 years of innovation in precision data acquisition and industrial signal chain solutions.

The ADS114S06IPBSR belongs to TI's highly integrated delta-sigma ADC product line, engineered specifically for low-power, high-accuracy sensor interfacing in harsh industrial environments-from factory automation to process control.

FAQ

What is the maximum data rate supported by the ADS114S06IPBSR?

The ADS114S06IPBSR supports a maximum data rate of 4 kSPS (4000 samples per second). This rate is achievable with the sinc3 filter and internal 4.096-MHz oscillator, though noise performance degrades above 200 SPS. At 4 kSPS, effective resolution drops to ~12.5 bits due to increased quantization noise, making it optimal for fast-response applications like motor current monitoring where absolute precision is secondary to speed.

Does the ADS114S06IPBSR require an external crystal or oscillator?

No, the ADS114S06IPBSR includes a fully integrated 4.096-MHz internal oscillator with ±1.5% accuracy, eliminating the need for external timing components. The CLK pin can be tied to DGND to enable this oscillator. An external clock (2–4.5 MHz) may be used for tighter timing control or synchronization across multiple devices, but it is optional-not required for basic operation of the ADS114S06IPBSR.

How many analog input channels does the ADS114S06IPBSR support?

The ADS114S06IPBSR supports six independently selectable analog input channels (AIN0 through AIN5), plus AINCOM as the common reference node. Unlike the ADS114S08 variant, it does not support AIN6–AIN11 or REFN1/REFP1 functions-these pins are no-connect on the ADS114S06IPBSR and must be tied to AVSS or left floating per TI SBAS815A guidelines.

Can the ADS114S06IPBSR operate with bipolar analog supplies?

Yes, the ADS114S06IPBSR supports bipolar analog supplies of ±2.5 V (AVDD = +2.5 V, AVSS = –2.5 V), enabling true differential measurement of AC-coupled or center-swing sensor signals. In this mode, the internal 2.5-V reference remains functional, and the PGA retains full gain range. Digital supplies (DVDD, IOVDD) must still be referenced to DGND and remain unipolar (2.7–3.6 V and 2.7–5.25 V respectively).

What GPIO functionality is available on the ADS114S06IPBSR?

The ADS114S06IPBSR provides four general-purpose I/Os (GPIO0–GPIO3) on pins 19–22, configurable as inputs or outputs with logic levels referenced to AVDD. These can drive LEDs, enable external circuitry, or serve as status indicators. Each GPIO supports 1-mA drive strength and includes programmable pull-up/down control via register settings-no external resistors needed for basic interfacing in the ADS114S06IPBSR.

ADS114S06IPBSR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 32-TQFP

Packaging:: Tape & Reel (TR)

Product Status:: Active

Number of Bits:: -

Sampling Rate (Per Second):: -

Number of Inputs:: -

Input Type:: -

Data Interface:: -

Configuration:: -

Ratio - S/H:ADC:: -

Number of A/D Converters:: -

Architecture:: -

Reference Type:: -

Voltage - Supply, Analog:: -

Voltage - Supply, Digital:: -

Features:: -

Operating Temperature:: -

Supplier Device Package:: 32-TQFP (5x5)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

ADS114S06IPBSR FAQ

1.How can I place an order for ADS114S06IPBSR through Aetrix?

Please submit a Request for Quotation (RFQ) for ADS114S06IPBSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADS114S06IPBSR reliable?

The price and inventory of ADS114S06IPBSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS114S06IPBSR is usually 5 days.

3.What payment methods are accepted for ADS114S06IPBSR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS114S06IPBSR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADS114S06IPBSR?

ADS114S06IPBSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADS114S06IPBSR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADS114S06IPBSR?

For technical support, including ADS114S06IPBSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS114S06IPBSR requirements.

6.How does Aetrix verify that ADS114S06IPBSR is sourced from the original manufacturer or authorized distributors?

All ADS114S06IPBSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS114S06IPBSR meets industry standards.

7.What is the process for return or replacement of ADS114S06IPBSR?

All ADS114S06IPBSR units undergo pre-shipment inspection (PSI). If there is an issue with ADS114S06IPBSR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADS114S06IPBSR part is unused and in its original packaging.

Return procedure for ADS114S06IPBSR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…