Texas Instruments ADS1224IPWR
- Part No.:
- ADS1224IPWR
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADS1224IPWR.pdf
- Description:
- IC ADC 24BIT SIGMA-DELTA 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,447
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS1224IPWR from Texas Instruments is a 24-bit, delta-sigma analog-to-digital converter with four differential input channels, ±5V differential input range, 0.0015% max INL, 120 SPS data rate at 2 MHz clock, and integrated temperature sensor. It operates from 2.7V to 5.5V analog/digital supplies and delivers 300 µA typical current consumption in normal mode - ideal for high-precision portable instrumentation requiring low power and space-constrained PCB layouts.
For engineers reviewing the ADS1224IPWR datasheet, ADS1224IPWR pinout, ADS1224IPWR application, or ADS1224IPWR equivalent, this page provides verified technical context, TSSOP-20 package mapping, real-world use scenarios in weigh scales and medical devices, and two validated alternative parts with documented functional and application-level differences.
Technical Context
The ADS1224IPWR implements a Sinc3 digital filter following a delta-sigma modulator, delivering 24-bit no-missing-codes resolution with 0.8 ppm rms noise. Its 4-channel input multiplexer (controlled by MUX0/MUX1) supports selectable differential inputs and on-chip temperature sensing via TEMPEN activation.
Pin-selectable chopper-stabilized input buffer enables 1.2 GΩ differential input impedance (at 2 MHz clock), while buffer-off operation yields 2.7 MΩ. The 2-wire serial interface uses DRDY/DOUT for data-ready signaling and MSB-first data output synchronized to SCLK, with self-calibration triggered by extra SCLK pulses after data read.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit no-missing-codes - guarantees monotonicity and full code coverage across full-scale range |
| Data Rate | 120 SPS at 2 MHz CLK - fixed ratio of fCLK/16,667; scales linearly with clock frequency |
| INL | 0.0015% max (±2 VREF) - limits absolute measurement error to ±1.5 LSB at full scale |
| Differential Input Range | ±5 V - supports direct interfacing with industrial transducers without external signal conditioning |
| Supply Range | 2.7 V to 5.5 V for both AVDD and DVDD - enables single-supply battery-powered operation |
| Input Buffer Impedance | 1.2 GΩ (buffer on, fCLK = 2 MHz) - eliminates loading errors from high-impedance sensors like RTDs or thermocouples |
| Temperature Sensor | 106 mV @ 25°C, 360 µV/°C - provides on-chip cold-junction compensation or system thermal monitoring |
Pinout & Package
TSSOP-20 package (PW designation), 0.65 mm pitch, 6.5 mm × 4.4 mm body size, exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DVDD (1) | Digital power supply | Supplies logic circuitry; must be decoupled locally to minimize digital noise coupling into analog section |
| SCLK (2) | Serial clock input | Controls data shift-out timing; accepts 5 V logic regardless of DVDD/AVDD voltage |
| CLK (3) | System clock input | Drives internal modulator and filter; 2–8 MHz range determines data rate and settling behavior |
| DRDY/DOUT (4) | Dual-function output | Active-low data-ready flag; transitions to serial data output (MSB first) on first SCLK rising edge |
| MUX0/MUX1 (5–6) | Multiplexer address inputs | Select one of four differential analog input pairs (AINP1/AINN1 through AINP4/AINN4) |
| TEMPEN (7) | Temperature sensor enable | When high, disconnects analog inputs and routes on-chip diode pair to ADC front-end |
| BUFEN (8) | Input buffer enable | High = activates chopper-stabilized buffer; low = direct capacitor sampling architecture |
| AINPx/AINNx (9–10,11–12,13–14,15–16) | Differential analog inputs | Four isolated differential pairs; each pair supports ±5 V differential swing with common-mode range GND+0.05 V to AVDD−1.5 V |
| GND (17) | Analog/digital ground | Single-point connection for AVDD and DVDD return; critical for minimizing PSRR degradation |
| VREFN/VREFP (18–19) | Reference voltage inputs | Define full-scale range as ±2×(VREFP − VREFN); require 0.1 µF bypass capacitor placed adjacent to pins |
| AVDD (20) | Analog power supply | Must be filtered separately from DVDD; powers modulator, buffer, and reference circuitry |
Key Features
| Feature | Design Value |
|---|---|
| Self-calibrating architecture | On-demand offset/gain calibration via SCLK sequence - eliminates need for external calibration hardware or firmware compensation tables |
| Standby mode | <1 µA quiescent current - reduces total system power by >99.9% during idle intervals between measurements |
| 2-wire serial interface | No CS/SS pin required - simplifies microcontroller GPIO usage and avoids bus contention in multi-device systems |
| Integrated temperature sensor | Factory-trimmed 106 mV @ 25°C with 360 µV/°C slope - enables cold-junction compensation without external components |
| Pin-selectable input buffer | Hardware-controlled (BUFEN) - avoids software configuration delays and ensures deterministic input impedance at power-up |
Applications
| Hand-Held Instrumentation | Portable Medical Equipment |
|---|---|
Use Scenario: Battery-powered multimeter measuring thermocouple outputs and resistance-based sensors. IC Role / Device Role / Timing Role: Primary ADC capturing slow-varying analog signals with 24-bit precision and onboard temperature compensation. Use Value: Eliminates external buffer and reference ICs; 300 µA operating current extends battery life beyond 100 hours per charge. |
Use Scenario: Portable ECG monitor acquiring low-amplitude biopotential signals from dry electrodes. IC Role / Device Role / Timing Role: High-PSRR, low-noise ADC digitizing differential lead signals with simultaneous on-chip temperature monitoring. Use Value: 0.8 ppm rms noise and 90 dB CMRR ensure diagnostic-grade signal integrity without additional analog filtering stages. |
| Industrial Process Control | Weigh Scales |
Use Scenario: Loop-powered 4–20 mA transmitter conditioning pressure sensor output in hazardous environments. IC Role / Device Role / Timing Role: Isolated ADC front-end with ±5 V input range directly interfacing bridge sensors and RTDs. Use Value: 1.2 GΩ buffered input impedance prevents loading errors from high-Z sensor elements; 0.0015% INL meets SIL-2 accuracy requirements. |
Use Scenario: Platform scale using load cells with mV/V output and ambient temperature drift compensation. IC Role / Device Role / Timing Role: Precision ADC performing dual-role acquisition: load cell voltage + on-die temperature for real-time gain/offset correction. Use Value: Integrated temperature sensor enables automatic zero-drift correction without separate thermal sensor placement or routing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution delta-sigma ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1220IPWR | 24-bit, 2-kSPS max, built-in PGA (1–128 V/V), no temperature sensor, SPI interface with CS pin | Better suited for low-level sensor signals requiring programmable gain; lacks on-chip temperature sensing | Select when amplifying µV-level signals (e.g., strain gauges) and SPI protocol compatibility is preferred over 2-wire simplicity |
| AD7792BRUZ | 24-bit, 480 SPS max, 3-channel diff input, internal 1.17 V ref, SPI interface, no input buffer option | Includes internal reference and lower noise (0.12 µV rms), but requires external buffer for high-Z sources | Choose when reference stability is critical and board space allows discrete buffer; avoid if 1.2 GΩ input impedance is mandatory |
Compared with ADS1224IPWR, ADS1220IPWR offers higher speed and integrated PGA but sacrifices temperature sensing and 2-wire simplicity; AD7792BRUZ provides superior noise performance and internal reference but lacks hardware-selectable buffering and demands external signal conditioning for high-impedance sensors.
Availability
ADS1224IPWR is available at Aetrix Electronics and suitable for hand-held instrumentation, portable medical equipment, and industrial process control requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADS1224IPWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision data conversion and low-power design.
The ADS1224IPWR belongs to TI's precision delta-sigma ADC product line, engineered specifically for high-resolution, low-power measurement in portable and space-constrained industrial systems.
FAQ
What is the maximum clock frequency supported by the ADS1224IPWR?
The ADS1224IPWR supports a maximum CLK input frequency of 8 MHz, enabling up to 240 SPS data rate. At 8 MHz, the modulator sampling frequency becomes 250 kHz, and the Sinc3 filter's −3 dB cutoff shifts to 125 Hz. Operation above 8 MHz risks timing violations and degraded INL performance, as confirmed in the Absolute Maximum Ratings and Electrical Characteristics sections of the SBAS286C datasheet.
Does the ADS1224IPWR require an external reference voltage?
Yes, the ADS1224IPWR requires an external differential reference applied across VREFP and VREFN pins. It does not include an internal voltage reference. The reference voltage range is 0.5 V to AVDD, with optimal performance achieved when VREF = AVDD/2. A 0.1 µF ceramic capacitor must be placed directly between VREFP and VREFN for stability, as specified in the Voltage Reference Inputs section of the SBAS286C datasheet.
How does the BUFEN pin affect input impedance and measurement accuracy?
When BUFEN is high, the ADS1224IPWR activates a chopper-stabilized buffer, raising differential input impedance to 1.2 GΩ (at 2 MHz CLK) and reducing offset drift to 0.2 µV/°C. When BUFEN is low, input impedance drops to 2.7 MΩ and INL improves slightly (0.0015% vs. 0.0006% typ), but high-Z sources may load the input. The choice directly impacts sensor compatibility and thermal drift - critical for RTD or thermocouple applications.
Can multiple ADS1224IPWR devices share a single CLK signal for synchronized sampling?
Yes, multiple ADS1224IPWR devices can share a common CLK signal to achieve synchronous sampling across channels. The datasheet explicitly states that "Multiple ADS1224s can be connected together to create a synchronously sampling multichannel measurement system." All devices must use identical CLK frequency and phase; DRDY/DOUT and SCLK lines remain independent per device to avoid bus contention.
What is the purpose of the TEMPEN pin and how is temperature data retrieved?
The TEMPEN pin selects the on-chip temperature sensor instead of analog input channels. When TEMPEN = high, the internal multiplexer routes two scaled diodes (1× and 64×) to the ADC front-end. The resulting voltage difference - 106 mV at 25°C with 360 µV/°C coefficient - is digitized as a standard 24-bit conversion. Temperature data is retrieved identically to analog channel data via DRDY/DOUT and SCLK, requiring no special command sequence beyond asserting TEMPEN before conversion start.
ADS1224IPWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 240
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- Features:
- Temperature Sensor
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS1224IPWR FAQ
1.How can I place an order for ADS1224IPWR through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS1224IPWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS1224IPWR reliable?
The price and inventory of ADS1224IPWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS1224IPWR is usually 5 days.
3.What payment methods are accepted for ADS1224IPWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS1224IPWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS1224IPWR?
ADS1224IPWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS1224IPWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS1224IPWR?
For technical support, including ADS1224IPWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS1224IPWR requirements.
6.How does Aetrix verify that ADS1224IPWR is sourced from the original manufacturer or authorized distributors?
All ADS1224IPWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS1224IPWR meets industry standards.
7.What is the process for return or replacement of ADS1224IPWR?
All ADS1224IPWR units undergo pre-shipment inspection (PSI). If there is an issue with ADS1224IPWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS1224IPWR part is unused and in its original packaging.
Return procedure for ADS1224IPWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS1224IPWR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

