Texas Instruments ADS1250U
- Part No.:
- ADS1250U
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ADS1250U.pdf
- Description:
- IC ADC 20BIT SIGMA-DELTA 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,841
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS1250U from Burr-Brown (now Texas Instruments) is a 20-bit delta-sigma analog-to-digital converter with no missing codes, 18-bit effective resolution at up to 25kHz data rate, and programmable PGA gain of 1/2/4/8. It operates from a single +5V supply, accepts differential analog inputs, and uses an external 4.096V reference for precision measurement in cardiac diagnostics and chromatography systems.
For engineers reviewing the ADS1250U datasheet, ADS1250U pinout, ADS1250U application, or ADS1250U equivalent, this page delivers verified technical context, SOL-16 package mapping, real-world timing and noise performance, and two confirmed alternative ADCs for high-resolution industrial sensing designs.
Technical Context
The ADS1250U employs a fourth-order delta-sigma modulator clocked at 1.6MHz (derived from 9.6MHz system clock), oversampled 64× by a sinc5 digital filter to yield 25kHz output rate with 5.4kHz –3dB bandwidth. Its fully differential input architecture achieves 105dB common-mode rejection and supports bipolar input ranges from ±0.512V (PGA=8) to ±4.096V (PGA=1).
Gain selection is controlled via dedicated G0/G1 pins, and DSYNC enables precise synchronization across multiple converters by resetting the modulator count. The device requires buffered reference input (125µA typical load) and exhibits 0.25ppm/°C offset drift and 5.0ppm/°C gain drift over –40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 20 bits with no missing codes - guarantees monotonicity for precision metrology. |
| Data Rate | Up to 25kHz - enables real-time acquisition in fast process control loops. |
| Effective Resolution | 18 bits (2.8ppm rms noise) at 25kHz - sufficient for 1:262,144 dynamic range. |
| INL Error | ±0.002% FSR max - ensures <±8 LSB error across full scale for calibration-critical systems. |
| PGA Gains | 1, 2, 4, 8 - extends usable input range from ±512mV to ±4.096V with same reference. |
| Reference Input | External 4.096V ±0.1V - allows traceable voltage scaling and avoids internal reference drift. |
| Supply Voltage | +4.75V to +5.25V - compatible with standard 5V logic rails and LDO-regulated supplies. |
Pinout & Package
SOL-16 surface-mount package (211 drawing), 16-pin shrink-outline leaded format with exposed pad not present; RoHS-compliant, rated for –40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +VIN | Analog Input (positive) | Differential input terminal; must be driven differentially for full 20-bit linearity. |
| –VIN | Analog Input (negative) | Completes differential pair; common-mode voltage referenced to AGND, not DGND. |
| AGND | Analog Ground | Separate ground return for analog section; must be isolated from DGND by ≤0.3V. |
| +VS | Analog Power Supply | +5V analog rail; powers modulator, PGA, and analog front-end; decoupling required. |
| VREF | Reference Voltage Input | Accepts buffered 4.096V reference; 125µA load current scales linearly with CLK frequency. |
| DSYNC | Data Synchronization Input | Falling edge resets modulator count; enables deterministic multi-device sync within one CLK cycle. |
| +VD | Digital Power Supply | +5V digital rail; powers serial interface and control logic; separate from +VS. |
| DGND | Digital Ground | Digital return path; tied to AGND only at single point to minimize noise coupling. |
| DOUT | Serial Data Output | MSB-first, two's complement 20-bit stream; high-impedance when CS = HIGH. |
| SCLK | Serial Clock Input | CMOS-compatible clock up to 9.6MHz; controls data shift-out timing independent of CLK. |
| CLK | System Clock Input | 9.6MHz nominal CMOS clock; directly sets data rate (25kHz) and modulator frequency (1.6MHz). |
| DRDY | Data Ready Output | Falling edge signals valid conversion result ready in output register; used for interrupt-driven reads. |
| CS | Chip Select Input | Active-low enable for DOUT; supports three-wire (CS tied LOW) or four-wire (CS toggled) interface. |
| G0 | PGA Gain Control (LSB) | Configures gain with G1; 00=1, 01=2, 10=4, 11=8 - latched on power-up or reset. |
| G1 | PGA Gain Control (MSB) | See G0; gain setting affects input impedance (104kΩ/G) and input capacitance (6pF×G). |
Key Features
| Feature | Design Value |
|---|---|
| Differential input architecture | Enables 105dB CMRR and eliminates need for external instrumentation amplifiers in noisy environments. |
| Sinc5 digital filter | Provides notch rejection at integer multiples of data rate - allows 50Hz/60Hz line-noise cancellation via CLK tuning. |
| Programmable gain amplifier (PGA) | Four fixed gains (1/2/4/8) implemented in modulator stage - preserves SNR while scaling small transducer outputs. |
| DSYNC synchronization | Allows deterministic alignment of conversion start times across multiple ADS1250U devices sharing one CLK source. |
| Flexible serial interface | Supports both 3-wire (CS permanently LOW) and 4-wire (CS-controlled) modes - simplifies isolation and bus sharing. |
Applications
| Cardiac Diagnostics | Direct Thermocouple Interface |
|---|---|
Use Scenario: High-fidelity ECG signal acquisition with sub-microvolt resolution and 50/60Hz interference rejection. IC Role / Device Role / Timing Role: Primary ADC capturing differential biopotential signals; synchronized via DSYNC across multi-lead systems. Use Value: 20-bit no-missing-code resolution captures subtle ST-segment shifts; sinc5 filter rejects mains noise without analog notch filters. |
Use Scenario: Cold-junction-compensated thermocouple readout in industrial ovens and furnaces. IC Role / Device Role / Timing Role: Precision digitizer for µV-level Seebeck voltage; PGA=8 amplifies low-output Type-K/J sensors. Use Value: 2.8ppm rms noise enables <0.1°C temperature resolution; external VREF ensures long-term stability vs. internal references. |
| Liquid/Gas Chromatography | Precision Process Control |
Use Scenario: Detector signal digitization in HPLC/GC systems requiring wide dynamic range and low drift. IC Role / Device Role / Timing Role: Front-end ADC for photodiode or thermal conductivity detector outputs; operates at 1–10kHz data rates. Use Value: 0.25ppm/°C offset drift minimizes recalibration; differential input rejects sensor cable EMI in lab environments. |
Use Scenario: Closed-loop feedback in PLC-based pressure, flow, or level control with 4–20mA loop integration. IC Role / Device Role / Timing Role: High-accuracy analog input channel for field transmitter conditioning; interfaces to isolated current-sense amps. Use Value: ±0.002% INL ensures <±1 LSB error over decades of span; SOL-16 package fits compact DIN-rail I/O modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution delta-sigma ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1251U | 24-bit resolution, 20ksps max, same SOL-16 package and pinout; higher resolution but lower max data rate than ADS1250U. | Better suited for static or slow-varying measurements (e.g., weigh scales); less optimal for 25kHz cardiac waveforms. | Select ADS1251U when absolute resolution > speed; ADS1250U when 25kHz real-time capture is mandatory. |
| AD7730BRUZ | 24-bit sigma-delta ADC, 1.2ksps max, TSSOP-24 package; integrated PGA and reference; no DSYNC sync capability. | Targeted at low-speed industrial weigh scales and strain-gauge bridges; lacks multi-device synchronization. | Choose AD7730BRUZ for simplified BOM (integrated ref/PMA); ADS1250U for synchronized multi-channel systems. |
Compared with ADS1251U and AD7730BRUZ, the ADS1250U uniquely balances 20-bit integrity at 25kHz with hardware-level DSYNC synchronization - making it the only option among the three capable of deterministic multi-ADC timing alignment in high-speed precision acquisition.
Availability
ADS1250U is available at Aetrix Electronics and suitable for cardiac diagnostics, liquid/gas chromatography, and precision process control requiring stable component supply across extended product lifecycles.
Supply support for ADS1250U includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Burr-Brown Corporation, acquired by Texas Instruments in 2000, specialized in high-precision analog ICs for test, measurement, and medical instrumentation.
The ADS1250U belongs to Burr-Brown's early-generation precision delta-sigma ADC family, designed specifically for high-dynamic-range, low-drift measurement in clinical and analytical equipment where 20-bit monotonicity and deterministic timing were critical.
FAQ
What is the maximum data rate supported by the ADS1250U?
The ADS1250U achieves a maximum data rate of 25kHz when operated with a 9.6MHz system clock (CLK). This rate scales linearly with CLK frequency - for example, a 6.144MHz clock yields 16kHz output. The device maintains 18-bit effective resolution up to this 25kHz limit, with noise rising to 3.8ppm at maximum rate. ADS1250U's sinc5 filter provides inherent notch rejection at integer multiples of the selected data rate, enabling flexible power-line interference suppression.
Does the ADS1250U include an internal voltage reference?
No, the ADS1250U requires an external precision voltage reference applied to the VREF pin. The datasheet specifies a nominal 4.096V reference with ±0.1V tolerance; using this value yields full-scale input ranges from ±0.512V (PGA=8) to ±4.096V (PGA=1). The reference input draws 125µA at 9.6MHz CLK, scaling proportionally with clock frequency. A buffered reference (e.g., LM4040 + OPA350) is mandatory to maintain low noise and linearity - unbuffered sources degrade ADS1250U's 2.8ppm noise performance.
How does the DSYNC pin function on the ADS1250U?
The DSYNC pin on the ADS1250U provides hardware-level synchronization across multiple converters. A falling edge resets the internal modulator counter and places it in hold state; the rising edge releases the hold and aligns conversion start times. When all ADS1250U devices share the same CLK source and receive a synchronous DSYNC pulse, their DRDY outputs align within one CLK cycle. This capability is unique to the ADS1250U among its contemporaries and is essential for phase-coherent multi-channel acquisition in systems like multi-lead ECG monitors.
What package type is used for the ADS1250U?
The ADS1250U is packaged in a SOL-16 (Shrink Outline Leaded) format per drawing number 211, with 16 leads and gull-wing terminations. It is not a QFP, SOIC, or TSSOP variant. The SOL-16 footprint has specific pitch and lead geometry defined in Burr-Brown's mechanical drawings, and the device carries "ADS1250U" laser marking. This package supports surface-mount assembly and is rated for operation from –40°C to +85°C - critical for deployment in industrial and medical environments where thermal stability is required.
Can the ADS1250U operate with a single-ended analog input?
The ADS1250U is optimized for fully differential analog inputs (+VIN and –VIN), and its specified INL (±0.002% FSR) and noise (2.8ppm) apply only under differential conditions. If used single-ended (e.g., –VIN grounded), the full-scale range halves and linearity degrades significantly due to common-mode rejection limitations. The datasheet explicitly states that "in order to achieve the converter's full-scale range, the input must be fully differential." Therefore, for any application demanding 20-bit integrity or sub-0.002% INL, the ADS1250U must be driven differentially - external instrumentation amplifiers may be needed to condition single-ended sensor outputs before connection.
ADS1250U Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Last Time Buy
- Number of Bits:
- 20
- Sampling Rate (Per Second):
- 25k
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- PGA-ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- PGA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS1250U FAQ
1.How can I place an order for ADS1250U through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS1250U on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS1250U reliable?
The price and inventory of ADS1250U are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS1250U is usually 5 days.
3.What payment methods are accepted for ADS1250U?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS1250U transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS1250U?
ADS1250U orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS1250U order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS1250U?
For technical support, including ADS1250U datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS1250U requirements.
6.How does Aetrix verify that ADS1250U is sourced from the original manufacturer or authorized distributors?
All ADS1250U products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS1250U meets industry standards.
7.What is the process for return or replacement of ADS1250U?
All ADS1250U units undergo pre-shipment inspection (PSI). If there is an issue with ADS1250U, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS1250U part is unused and in its original packaging.
Return procedure for ADS1250U:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS1250U Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

