Texas Instruments ADS1259QPWRQ1
- Part No.:
- ADS1259QPWRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADS1259QPWRQ1.pdf
- Description:
- IC ADC 24BIT SIGMA-DELTA 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,580
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS1259QPWRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-qualified, 24-bit delta-sigma analog-to-digital converter with integrated 2.5-V low-drift reference, programmable data rates from 10 SPS to 14.4 kSPS, 21.3 ENOB at 1.2 kSPS, and ±3 ppm INL. It serves as a precision front-end ADC in high-reliability powertrain sensor signal chains.
For engineers reviewing the ADS1259QPWRQ1 datasheet, ADS1259QPWRQ1 pinout, ADS1259QPWRQ1 application, or ADS1259QPWRQ1 equivalent, this page delivers verified technical context, TSSOP-20 package mapping, SPI Mode 1 interface behavior, out-of-range detection thresholds, and automotive-grade thermal and ESD specifications - all confirmed against TI's SLASE20 production datasheet.
Technical Context
The ADS1259QPWRQ1 employs a fourth-order, inherently stable delta-sigma modulator with single-cycle settling digital filtering, enabling rapid response to transient input signals while maintaining 24-bit resolution. Its internal 2.5-V reference exhibits 10 ppm/°C drift and supports external reference inputs via REFP/REFN terminals.
It accepts clock sources from an internal 7.3728-MHz oscillator (±0.2% accuracy), external crystal (2–8 MHz), or CLKIN (0.1–8 MHz), with SYNCOUT providing fCLK/8 for system synchronization. Input overrange detection triggers at AVSS + 150 mV / AVDD – 150 mV with ±0.5% FSR accuracy.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit with no missing codes - guarantees monotonicity and full-scale linearity for precision measurement systems. |
| Data Rate Range | 10 SPS to 14.4 kSPS - enables flexible trade-off between noise floor (0.7 μVRMS) and throughput in dynamic sensing applications. |
| ENOB | 21.3 bits at 1.2 kSPS - reflects effective resolution after noise and distortion, critical for high-fidelity sensor digitization. |
| INL | ±3 ppm - ensures sub-ppm linearity error across full temperature range (–40°C to 125°C), essential for calibration-critical automotive systems. |
| Offset Drift | 0.05 μV/°C - minimizes thermal-induced baseline shift in long-duration measurements without frequent recalibration. |
| Gain Drift | 0.5 ppm/°C - maintains scale factor stability under thermal cycling, reducing gain error accumulation in closed-loop control feedback paths. |
| Reference Output | 2.5 V ±0.4% at 25°C, 10 ppm/°C drift - eliminates need for external reference IC and associated layout complexity and cost. |
Pinout & Package
TSSOP-20 (PW) package, 6.5 mm × 4.4 mm body size, 1.2 mm max height, RoHS-compliant NIPDAU finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINP / AINN | Differential analog input | Accepts ±2.5-V input range referenced to AVSS; 120-kΩ differential impedance supports direct connection to strain gauges or RTDs. |
| REFP / REFN | Reference input pair | Supports external reference or bypassed internal reference; REFP must be ≥ REFN + 0.5 V for valid operation. |
| REFOUT | Internal reference output | Provides buffered 2.5-V reference; requires 1-μF capacitor to AVSS for stability and noise suppression. |
| AVDD / AVSS | Analog supply rails | Operates at ±2.5 V (5 V total) or single 5 V; AVSS serves as analog ground and negative reference return. |
| DVDD / DGND | Digital supply rails | 2.7–5.25 V digital supply; DGND isolated from AVSS to prevent digital noise coupling into analog path. |
| SCLK / DIN / DOUT / CS | SPI interface | Mode 1 (CPOL = 0, CPHA = 0); DOUT is three-state; CS active-low enables frame synchronization and reduces bus contention. |
| DRDY | Data-ready indicator | Active-low open-drain output signals conversion completion; can directly drive microcontroller interrupt input. |
| START / RESET/PWDN | Control inputs | START initiates conversion on rising edge; RESET/PWDN is dual-function: low pulse resets, sustained low enters 25-μW power-down mode. |
| XTAL1/CLKIN / XTAL2 | Clock source inputs | XTAL1/CLKIN accepts crystal or external clock; XTAL2 connects only when using crystal oscillator mode. |
| BYPASS | Core voltage bypass | Connects 1-μF capacitor to DGND to stabilize internal LDO and suppress switching noise from digital core. |
Key Features
| Feature | Design Value |
|---|---|
| Single-cycle settling filter | Enables immediate post-conversion readout without waiting for filter settling - critical for fast-loop control and event-triggered sampling. |
| Input out-of-range detection | Flags overvoltage events at ±150 mV from rail limits with ±0.5% FSR accuracy - provides real-time fault indication without host processor overhead. |
| Optional checksum + redundant read | Appends CRC-8 byte and allows second read of same conversion result - enhances data integrity in electrically noisy automotive environments. |
| Internal 2% accurate oscillator | 7.3728-MHz oscillator with ±0.2% typical accuracy eliminates crystal BOM cost and board space while meeting timing requirements for 14.4-kSPS operation. |
| AEC-Q100 Grade 1 qualification | Validated for –40°C to 125°C ambient operation, HBM ±2 kV, CDM ±1 kV - ensures reliability in engine bay and power electronics modules. |
Applications
| Engine Air-Fuel Ratio Sensing | EV Battery Cell Voltage Monitoring |
|---|---|
Use Scenario: Real-time digitization of wideband oxygen sensor (UEGO) output in gasoline direct injection engines. IC Role / Device Role / Timing Role: Primary ADC capturing fast-changing lambda voltage with 21.3-bit ENOB and 14.4-kSPS throughput to support closed-loop fuel trim algorithms. Use Value: Enables <1% air-fuel ratio error margin at full load by resolving sub-millivolt sensor transients amid EMI from ignition coils and injectors. | Use Scenario: High-accuracy voltage sampling across 100+串联 battery cells in traction battery packs. IC Role / Device Role / Timing Role: Precision front-end ADC with integrated 2.5-V reference, used per-cell or per-string to eliminate reference drift-induced SOC miscalculation. Use Value: Achieves ±3 ppm INL and 0.05 μV/°C offset drift - reduces cell voltage mismatch error to <100 μV over lifetime, extending pack cycle life. |
| Transmission Pressure Sensor Interface | Onboard Charger Current Sensing |
Use Scenario: Signal conditioning for piezoresistive pressure transducers monitoring hydraulic line pressure in 8-speed automatic transmissions. IC Role / Device Role / Timing Role: Low-drift, high-linearity ADC converting ratiometric bridge outputs with integrated reference to reject supply ripple. Use Value: Maintains ±0.5% full-scale accuracy over –40°C to 125°C via 0.5 ppm/°C gain drift and 10 ppm/°C reference drift - ensures shift timing consistency. | Use Scenario: Isolated current sensing in bidirectional AC/DC converters for vehicle-to-grid (V2G) onboard chargers. IC Role / Device Role / Timing Role: High-resolution ADC digitizing shunt voltage with out-of-range detection to flag overcurrent faults within 10 μs. Use Value: Leverages DRDY-driven interrupt and single-cycle filter to respond to current surges before protection circuitry activates - improves system safety margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision automotive ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1263IPW | 32-bit resolution, dual matched programmable gain amplifiers, higher 38.4-kSPS max rate, but larger 28-TSSOP package and higher 24-mW power consumption. | Targeted at ultra-high-precision battery management and weigh-scale systems requiring >24-bit resolution and PGA flexibility. | Select ADS1263IPW when resolution beyond 24 bits and on-chip PGAs are required; ADS1259QPWRQ1 remains optimal for cost-sensitive, space-constrained 24-bit applications with integrated reference. |
| MAX11270ETJ+ | 24-bit, 10-kSPS max, internal 2.048-V reference (5 ppm/°C), SPI interface, but lacks out-of-range detection and automotive qualification. | Designed for industrial instrumentation where AEC-Q100 compliance is not mandated and lower drift is prioritized over fault detection. | Choose MAX11270ETJ+ for non-automotive lab equipment; ADS1259QPWRQ1 is mandatory for automotive powertrain due to Grade 1 qualification and integrated fault signaling. |
Compared with ADS1263IPW and MAX11270ETJ+, the ADS1259QPWRQ1 uniquely balances AEC-Q100 Grade 1 compliance, integrated 2.5-V reference, out-of-range detection, and TSSOP-20 footprint - making it the only qualified solution for space-constrained, safety-aware automotive ADC nodes requiring ≤14.4-kSPS throughput.
Availability
ADS1259QPWRQ1 is available at Aetrix Electronics and suitable for automotive powertrain control, EV battery monitoring, and transmission sensor interface applications requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for ADS1259QPWRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with deep expertise in precision data converters and automotive electronics.
The ADS1259-Q1 belongs to TI's automotive-qualified precision ADC portfolio, designed specifically for high-reliability signal acquisition in engine control units, battery management systems, and electrified powertrain subsystems.
FAQ
What is the maximum data rate supported by the ADS1259QPWRQ1?
The ADS1259QPWRQ1 supports a maximum data rate of 14.4 kSPS, achieved using its internal 7.3728-MHz oscillator or an external clock source. At this rate, it delivers 21.3 ENOB and maintains ±3 ppm INL across –40°C to 125°C. Lower rates down to 10 SPS improve noise performance to 0.7 μVRMS, enabling high-dynamic-range measurements in static or slowly varying conditions.
Does the ADS1259QPWRQ1 require an external crystal to operate?
No, the ADS1259QPWRQ1 does not require an external crystal. It includes an internal 7.3728-MHz oscillator with ±0.2% typical accuracy, sufficient for 14.4-kSPS operation. External crystals (2–8 MHz) or clocks (0.1–8 MHz) may be used for tighter timing control or system-level clock synchronization, but are optional. XTAL2 is left unconnected when using the internal oscillator.
How does the out-of-range detection function work on the ADS1259QPWRQ1?
The ADS1259QPWRQ1 monitors AINP and AINN against AVSS + 150 mV and AVDD – 150 mV thresholds. When either input exceeds these limits, the device flags the conversion result and asserts the condition via status bits - no separate interrupt pin is used. Threshold accuracy is ±0.5% FSR, and detection occurs independently of the selected data rate or filter configuration.
What is the purpose of the BYPASS pin on the ADS1259QPWRQ1?
The BYPASS pin on the ADS1259QPWRQ1 connects to an internal LDO core regulator and must be decoupled with a 1-μF capacitor to DGND. This stabilizes the internal analog core voltage, suppresses switching noise from the digital section, and ensures consistent 24-bit performance across temperature and supply variations. Omitting this capacitor degrades noise and linearity specifications.
Can the ADS1259QPWRQ1 operate with a single 5-V analog supply instead of ±2.5 V?
Yes, the ADS1259QPWRQ1 supports both configurations: dual ±2.5 V (AVDD = 2.5 V, AVSS = –2.5 V) and single 5-V (AVDD = 5 V, AVSS = 0 V). In single-supply mode, the input common-mode range shifts accordingly, and the internal 2.5-V reference remains valid. The device's absolute input voltage limits (AVSS – 0.1 V to AVDD + 0.1 V) and differential range (±2.5 V) are preserved in both modes.
ADS1259QPWRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 14k
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- PGA
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 20-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- Automotive
- Qualification:
- AEC-Q100
ADS1259QPWRQ1 FAQ
1.How can I place an order for ADS1259QPWRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS1259QPWRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS1259QPWRQ1 reliable?
The price and inventory of ADS1259QPWRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS1259QPWRQ1 is usually 5 days.
3.What payment methods are accepted for ADS1259QPWRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS1259QPWRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS1259QPWRQ1?
ADS1259QPWRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS1259QPWRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS1259QPWRQ1?
For technical support, including ADS1259QPWRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS1259QPWRQ1 requirements.
6.How does Aetrix verify that ADS1259QPWRQ1 is sourced from the original manufacturer or authorized distributors?
All ADS1259QPWRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS1259QPWRQ1 meets industry standards.
7.What is the process for return or replacement of ADS1259QPWRQ1?
All ADS1259QPWRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with ADS1259QPWRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS1259QPWRQ1 part is unused and in its original packaging.
Return procedure for ADS1259QPWRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS1259QPWRQ1 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

