Texas Instruments ADS1283IRHFR
- Part No.:
- ADS1283IRHFR
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
ADS1283IRHFR.pdf
- Description:
- IC ADC 31BIT SIGMA-DELTA 24VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,109
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS1283IRHFR from Texas Instruments is an ultra-high-resolution, delta-sigma analog-to-digital converter with integrated low-noise PGA (5 nV/√Hz), two-channel input multiplexer, and fourth-order inherently stable modulator. It delivers 130 dB SNR at 250 SPS (PGA = 1), –122 dB THD, and supports programmable FIR/IIR digital filtering for seismic monitoring and high-accuracy instrumentation systems.
For engineers reviewing the ADS1283IRHFR datasheet, ADS1283IRHFR pinout, ADS1283IRHFR application, or ADS1283IRHFR equivalent, key selection criteria include its 31-bit resolution, ±100 mV offset option, 250–4000 SPS selectable data rates, linear/minimum-phase filter response, and operation across –40°C to +85°C in a 5-mm × 4-mm VQFN package.
Technical Context
The ADS1283IRHFR employs a fourth-order delta-sigma modulator with fast overrange detection and on-chip digital filtering combining sinc, FIR, and IIR stages. Its flexible input mux enables dual external sensor inputs or internal self-test paths, while the PGA provides gain from 1 to 64 with 5 nV/√Hz input noise and >1 GΩ differential input impedance when chop mode is enabled.
Digital interface uses SPI-compatible serial protocol with CS, SCLK, DIN, DOUT, DRDY, and SYNC signals; clock input is fixed at 4.096 MHz. The device supports offset and gain calibration engines, adjustable high-pass filter corner (0.1–10 Hz), and synchronization of multiple units via the SYNC input.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 31-bit effective resolution - enables sub-microvolt-level signal capture in geophysical sensing applications. |
| SNR | 130 dB at 250 SPS, PGA = 1 - achieves ultra-low noise floor for weak seismic signal extraction. |
| THD | –122 dB (typ) - ensures minimal harmonic distortion in precision instrumentation front-ends. |
| Data Rate | 250–4000 SPS (FIR mode); up to 128 kSPS (sinc mode) - balances noise performance and throughput for time-critical acquisition. |
| PGA Gain Range | 1 to 64 - allows direct interfacing with geophones/hydrophones without external amplification. |
| Offset Option | ±100 mV (input-referred) - supports calibrated DC-coupled measurement with user-adjustable baseline. |
| Supply Voltages | AVDD/AVSS = ±2.5 V or 5 V; DVDD = 1.65–3.6 V - enables mixed-supply system integration with low-voltage digital domains. |
Pinout & Package
The ADS1283IRHFR is housed in a 24-pin VQFN package (5.00 mm × 4.00 mm) with exposed thermal pad (non-electrical, soldered to PCB). Pin functions are validated per TI SBAS565C Rev C datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINP1 / AINN1 | Differential analog input channel 1 | High-impedance (1 GΩ) inputs for primary sensor connection; supports ±VREF/(2×PGA) full-scale range. |
| AINP2 / AINN2 | Differential analog input channel 2 | Enables simultaneous dual-sensor acquisition or reference channel for ratiometric measurements. |
| VREFP / VREFN | External reference voltage inputs | Accept 1–5 V differential reference; sets absolute ADC scaling and determines input FSR. |
| DRDY | Asynchronous data-ready flag | Active-low open-drain output signals valid conversion result; used for interrupt-driven read timing. |
| CS / SCLK / DIN / DOUT | SPI-compatible serial interface | Supports daisy-chain configuration; CS enables device selection; SCLK up to 2.048 MHz (fCLK/2). |
| SYNC | Multi-device synchronization input | Rising-edge-triggered; aligns conversion start across multiple ADS1283IRHFR units for coherent sampling. |
| PWDN / RESET | Power control and initialization | PWDN (active-low) enters 10 μW shutdown; RESET (active-low) clears internal state and resets registers. |
| AVDD / AVSS / DVDD / DGND | Separate analog/digital supplies | Galvanically isolated power domains minimize supply coupling; dual DGND pins reduce ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| Inherently stable 4th-order ΔΣ modulator | Eliminates need for external anti-aliasing filters; guarantees stability under all operating conditions and PGA settings. |
| Programmable digital filter (sinc + FIR + IIR) | Enables trade-off between latency (62/fDATA s), stopband attenuation (135 dB), and phase linearity for real-time processing. |
| On-chip offset/gain calibration engine | Reduces post-conversion error to <1 μV offset and 0.0002% gain error - eliminates manual calibration in production test. |
| PGA with 5 nV/√Hz input noise & chop mode | Chop mode suppresses 1/f noise, enabling stable low-frequency (<1 Hz) measurements critical for seismic event detection. |
| Two-channel input multiplexer with self-test | Allows hardware-switched comparison between active sensor and internal reference path - improves system-level fault coverage. |
Applications
| Seismic Data Acquisition | Geophone Signal Conditioning |
|---|---|
|
Use Scenario: High-fidelity recording of ground motion during exploration surveys or earthquake monitoring. IC Role / Device Role / Timing Role: Primary ADC front-end digitizing low-amplitude, low-frequency (<100 Hz) analog outputs from triaxial geophones. Use Value: 130 dB SNR and 31-bit resolution enable detection of sub-nanovolt signals buried in thermal noise; SYNC input supports synchronized multi-node arrays. |
Use Scenario: Direct digitization of passive geophone outputs in portable field equipment with battery constraints. IC Role / Device Role / Timing Role: Integrated PGA+ADC eliminates external op-amps; low 18 mW operating power extends field deployment duration. Use Value: 5 nV/√Hz PGA noise and 1 GΩ input impedance prevent signal loading; CHOP mode ensures stable DC baseline over temperature. |
| High-Accuracy Strain Gauge Readout | Low-Frequency Hydrophone Interface |
|
Use Scenario: Precision static and quasi-static strain measurement in structural health monitoring systems. IC Role / Device Role / Timing Role: Digitizes Wheatstone bridge outputs with programmable gain and on-chip calibration to reject common-mode drift. Use Value: ±100 mV offset option and <1 μV calibrated offset error allow zero-point stability over –40°C to +85°C without recalibration. |
Use Scenario: Underwater acoustic sensing in oceanographic instruments requiring ultra-low-noise, low-frequency response. IC Role / Device Role / Timing Role: Front-end ADC for piezoelectric hydrophones with wide dynamic range and rejection of 50/60 Hz interference. Use Value: 110 dB CMR at 60 Hz and programmable high-pass filter (0.1–10 Hz corner) suppress power-line hum while preserving target signal integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution delta-sigma ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1282IRHFT | 24-bit resolution, 115 dB SNR, single-channel input, no internal PGA | Limited to lower-precision applications where external amplification is acceptable | Select when cost sensitivity outweighs need for 31-bit resolution and integrated PGA. |
| AD7768-1ACPZ | 32-bit resolution, 127 dB SNR, 256 kSPS max, 8-channel mux, no integrated PGA | Higher throughput and channel count but requires external signal conditioning for geophone-level signals | Choose for multi-sensor systems needing higher sample rate and channel density, accepting added BOM complexity. |
Compared with ADS1282IRHFT and AD7768-1ACPZ, the ADS1283IRHFR uniquely combines 31-bit resolution, integrated 5-nV/√Hz PGA, dual-input mux, and seismic-optimized digital filtering - making it the only single-chip solution that eliminates external amplifiers while maintaining sub-μV offset stability in field-deployed instrumentation.
Availability
ADS1283IRHFR is available at Aetrix Electronics and suitable for seismic monitoring, energy exploration, and high-accuracy instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial OEM programs.
Supply support for ADS1283IRHFR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision data converters and industrial-grade signal chain solutions.
The ADS1283IRHFR belongs to TI's high-resolution delta-sigma ADC product line, engineered specifically for geophysical sensing and ultra-low-noise instrumentation where signal integrity, long-term stability, and system-level calibration efficiency are critical.
FAQ
What is the maximum achievable SNR of the ADS1283IRHFR and under what conditions?
The ADS1283IRHFR achieves a maximum SNR of 130 dB at 250 SPS with PGA = 1, CHOP enabled, and 4.096-MHz master clock. This value is measured with shorted inputs and represents the device's best noise performance in low-bandwidth, high-resolution mode. At higher data rates (e.g., 4000 SPS), SNR decreases to 117 dB due to increased noise bandwidth. The ADS1283IRHFR maintains this performance across its full specified temperature range (–40°C to +85°C) when operated within recommended supply and reference conditions.
Does the ADS1283IRHFR support true differential input operation on both channels?
Yes, the ADS1283IRHFR supports fully differential input operation on both AINP1/AINN1 and AINP2/AINN2 channels. Each pair presents >1 GΩ differential input impedance (with CHOP enabled) and accepts a differential input voltage range of ±VREF/(2×PGA). The internal multiplexer routes either channel to the PGA and modulator, preserving common-mode rejection and enabling accurate ratiometric measurements when using the same reference source for both channels and the ADC.
How does the SYNC input function in multi-device configurations?
The SYNC input on the ADS1283IRHFR is a rising-edge-triggered signal that synchronizes the start of conversion across multiple devices. When asserted simultaneously to several ADS1283IRHFR units, it forces all modulators to begin their next conversion cycle at the same clock edge, ensuring coherent sampling for phased-array or distributed sensor systems. This capability is essential for time-of-flight analysis in seismic arrays and eliminates inter-device timing skew without requiring external clock distribution circuitry.
What is the role of the MFLAG pin on the ADS1283IRHFR?
The MFLAG pin on the ADS1283IRHFR is a digital output that indicates modulator overrange condition: logic low signifies normal operation, while logic high signals that the modulator input has exceeded its allowable range - typically due to excessive differential input voltage or reference violation. Unlike DRDY, which signals data readiness, MFLAG provides real-time protection feedback to the host controller, enabling immediate gain adjustment or input range correction before data corruption occurs.
Can the ADS1283IRHFR operate with a single 5-V analog supply instead of split ±2.5-V rails?
Yes, the ADS1283IRHFR supports single 5-V analog supply operation (AVDD = 5 V, AVSS = 0 V) per its recommended operating conditions. In this configuration, the input common-mode range shifts to 0.7 V to 3.75 V, and the reference inputs (VREFP/VREFN) must be configured accordingly - e.g., VREFP = 2.5 V and VREFN = 0 V for a 2.5-V reference. All AC and DC specifications, including SNR, THD, and offset, remain fully guaranteed across the –40°C to +85°C range under single-supply operation.
ADS1283IRHFR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 31
- Sampling Rate (Per Second):
- 128k
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- MUX-PGA-ADC
- Ratio - S/H:ADC:
- 0:1
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.15V ~ 5.25V
- Voltage - Supply, Digital:
- 1.65V ~ 3.6V
- Features:
- PGA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-VQFN (5x4)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS1283IRHFR FAQ
1.How can I place an order for ADS1283IRHFR through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS1283IRHFR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS1283IRHFR reliable?
The price and inventory of ADS1283IRHFR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS1283IRHFR is usually 5 days.
3.What payment methods are accepted for ADS1283IRHFR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS1283IRHFR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS1283IRHFR?
ADS1283IRHFR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS1283IRHFR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS1283IRHFR?
For technical support, including ADS1283IRHFR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS1283IRHFR requirements.
6.How does Aetrix verify that ADS1283IRHFR is sourced from the original manufacturer or authorized distributors?
All ADS1283IRHFR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS1283IRHFR meets industry standards.
7.What is the process for return or replacement of ADS1283IRHFR?
All ADS1283IRHFR units undergo pre-shipment inspection (PSI). If there is an issue with ADS1283IRHFR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS1283IRHFR part is unused and in its original packaging.
Return procedure for ADS1283IRHFR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS1283IRHFR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

