My Inquiry
My Account
Texas Instruments ADS1287IRHFT
- Part No.:
- ADS1287IRHFT
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
ADS1287IRHFT.pdf
- Description:
- IC ADC 24BIT SIGMA-DELTA 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:322
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS1287IRHFT from Texas Instruments is a low-power, 31-bit delta-sigma analog-to-digital converter with integrated programmable gain amplifier (PGA), fourth-order modulator, and configurable FIR/IIR digital filter. It delivers 113 dB SNR at 1000 SPS (gain = 1, high-resolution mode), consumes 4.5 mW, and supports ±2.5 V to ±0.156 V sensor inputs-optimized for geophone/hydrophone interfacing in seismic data acquisition systems.
For engineers reviewing the ADS1287IRHFT datasheet, ADS1287IRHFT pinout, ADS1287IRHFT application, or ADS1287IRHFT equivalent, this page provides verified specifications, functional context for seismic instrumentation design, real-world timing behavior (e.g., 63.4 ms DRDY latency at 1000 SPS), and validated alternative options for precision low-power ADC selection.
Technical Context
The ADS1287IRHFT implements a fourth-order, inherently stable delta-sigma modulator followed by a programmable FIR filter supporting linear or minimum-phase response and user-configurable high-pass filtering (0.1–10 Hz corner). Its CMOS PGA offers gains of 1, 2, 4, 8, and 16 with 50 GΩ common-mode input resistance and 15 nV/√Hz voltage noise density (high-res mode).
It operates with dual power domains: analog supplies AVDD/AVSS (±2.5 V or 5 V) and digital supply DVDD (2.25–3.6 V), uses a 1.024 MHz master clock (CLK), and communicates via SPI-compatible serial interface (CS/DIN/DOUT/SCLK) with synchronization (SYNC), reset (RESET), and power-down (PWDN) control signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 31-bit effective resolution in FIR filter mode-enables sub-microvolt signal detection in seismic monitoring. |
| Data Rate | 62.5 to 1000 SPS-supports high-fidelity sampling of low-frequency earth motion signals without aliasing. |
| SNR | 113 dB at 1000 SPS, gain = 1 (high-resolution mode)-provides >18.7 ENOB for ultra-low-noise geophysical measurements. |
| Power Consumption | 4.5 mW (high-res mode), 2.4 mW (low-power mode)-enables battery-operated portable seismic recorders. |
| PGA Gains | 1, 2, 4, 8, 16 V/V-allows direct connection of ±0.156 V to ±2.5 V sensors without external amplification. |
| CMRR | 115 dB (DC–60 Hz, high-res mode)-rejects common-mode interference from long cable runs in field deployments. |
| THD | –115 dB (gain = 1)-ensures minimal harmonic distortion when digitizing weak seismic waveforms. |
Pinout & Package
The ADS1287IRHFT is housed in a 5.00 mm × 4.00 mm, 24-pin VQFN package (RHF) with exposed thermal pad electrically floated and soldered for mechanical reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 DRDY | Digital output | Active-low data-ready flag-indicates valid conversion result is available on DOUT; critical for deterministic data capture timing. |
| 2 DOUT | Digital output | SPI serial data output-transfers 32-bit conversion results (including status bits) synchronized to SCLK falling edge. |
| 3 DIN | Digital input | SPI serial command/data input-accepts register writes, calibration commands, and configuration sequences. |
| 4 CS | Digital input | Active-low chip select-enables SPI communication; must be held low for entire command/data transfer. |
| 5 SYNC | Digital input | Active-high synchronization trigger-resets internal filter pipeline and aligns conversion start across multiple devices. |
| 7 DGND | Ground | Digital ground reference-must be tied to low-impedance digital ground plane; separate from analog ground (AGND not present; AVSS serves as analog return). |
| 8 CAPN / 9 CAPP | Analog output | PGA differential outputs-require 10-nF C0G capacitor between pins to stabilize feedback and suppress oscillation. |
| 12 AINP / 13 AINN | Analog input | Differential analog input pair-accepts ±0.156 V to ±2.5 V signals; high-impedance (50 GΩ) enables direct geophone connection. |
| 14 AVDD / 15 AVSS | Analog supply | Positive/negative analog power rails-support ±2.5 V or single 5 V operation; AVSS is analog ground reference. |
| 16 REFN / 17 REFP | Analog input | Differential reference inputs-accept 2.45–2.55 V reference voltage; define full-scale range for ADC conversion. |
| 18 PWDN | Digital input | Active-low power-down control-reduces current to 1 µA; wakeup latency is 252.4 ms at 1000 SPS. |
| 19 RESET | Digital input | Active-low hardware reset-forces internal registers to default state and clears filter pipeline; propagation delay to DRDY is 252.4 ms. |
| 20 DVDD | Digital supply | Digital power rail (2.25–3.6 V)-powers SPI interface and digital logic; independent from analog supplies. |
| 22 BYPAS | Analog output | Sub-regulator bypass-requires 1-µF capacitor to DGND to stabilize internal LDO for clean digital supply generation. |
| 23 CLK | Digital input | Master clock input (1.024 MHz)-drives modulator and digital filter timing; jitter directly impacts SNR performance. |
| 24 SCLK | Digital input | SPI interface clock-controls data transfer rate; minimum period 250 ns (4 MHz max); timing-critical for reliable register access. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable FIR + IIR digital filter | Configurable passband (0.375×fDATA), stopband attenuation ≥135 dB, and selectable linear/minimum-phase group delay-enables precise anti-aliasing and DC removal in seismic band. |
| On-chip offset and gain calibration | Reduces system-level offset error to ±1 µV and gain error to 0.0005%-eliminates need for external calibration hardware in field-deployed instruments. |
| Chopper-stabilized PGA | 1/f noise corner <25 Hz and 15 nV/√Hz voltage noise density-preserves low-frequency signal integrity for passive seismic monitoring. |
| SPI-compatible serial interface with SYNC | Supports multi-device synchronization via external pulse or continuous mode-essential for coherent array-based geophone data acquisition. |
| High CMRR (115 dB) and PSRR (≥90 dB) | Rejects power supply ripple and electromagnetic interference from noisy field environments-maintains accuracy without shielding-intensive PCB layout. |
Applications
| Energy Exploration | Passive Seismic Monitoring |
|---|---|
Use Scenario: Deployment of land/water-based geophone arrays to detect subsurface hydrocarbon reservoirs via reflected seismic waves. IC Role / Device Role / Timing Role: Primary digitizer for low-amplitude, low-frequency (<100 Hz) analog signals from geophones; provides synchronized, high-SNR samples at 1000 SPS with deterministic DRDY timing. Use Value: 113 dB SNR and 115 dB CMRR enable detection of microvolt-level reflections buried in environmental noise-critical for deep-earth imaging resolution. | Use Scenario: Long-term unattended monitoring of tectonic activity using buried broadband seismometers in remote locations. IC Role / Device Role / Timing Role: Low-power ADC core in battery-powered nodes; operates in low-power mode (2.4 mW) with programmable high-pass filter to remove thermal drift and DC offsets. Use Value: 2.4 mW consumption extends field deployment life; 0.1–10 Hz programmable HPF eliminates baseline wander without post-processing-reducing host MCU computational load. |
| Portable Instrumentation | Geophysical Survey Equipment |
Use Scenario: Handheld or vehicle-mounted seismic refraction units used for near-surface soil characterization and civil engineering site assessment. IC Role / Device Role / Timing Role: Precision ADC in compact, battery-driven data loggers; leverages integrated PGA to accept variable sensor output ranges without external gain stages. Use Value: PGA gains (1–16) and ±0.156 V to ±2.5 V input range allow single hardware design to support multiple sensor types-reducing BOM and calibration complexity. | Use Scenario: Multi-channel seismic recording systems deployed from trucks or drones for rapid regional surveys. IC Role / Device Role / Timing Role: Channel ADC in synchronized multi-node acquisition; uses SYNC input and SPI interface to align sampling across 16+ channels with sub-sample jitter. Use Value: Deterministic 63.4 ms DRDY latency at 1000 SPS and SYNC-triggered pipeline reset ensure phase-coherent data capture-enabling accurate beamforming and velocity analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution, low-power ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1286IRHFT | 24-bit resolution, 4 kSPS max, no integrated PGA, lower SNR (107 dB), 3.3 mW at 1 kSPS | Targeted at higher-speed, lower-precision industrial sensing-not suitable for microvolt-level seismic signals. | Select only if resolution ≤24 bits suffices and external signal conditioning is acceptable. |
| AD7768-1BCPZ | 32-bit, 256 kSPS, ΣΔ architecture, integrated buffer, but 39 mW at 256 kSPS and no onboard PGA | Designed for wideband vibration analysis (e.g., predictive maintenance), not ultra-low-frequency geophysics. | Choose when bandwidth >1 kHz is required and system can accommodate higher power and external gain. |
Compared with ADS1287IRHFT, ADS1286IRHFT trades 7 bits of resolution and PGA integration for higher speed, while AD7768-1BCPZ offers greater bandwidth and bit depth at 16× the power-making ADS1287IRHFT uniquely balanced for portable, battery-powered, microvolt-resolution seismic digitization.
Availability
ADS1287IRHFT is available at Aetrix Electronics and suitable for energy exploration instrumentation, passive seismic monitoring systems, and portable geophysical data loggers requiring stable component supply, long-lifecycle assurance, and guaranteed traceability.
Supply support for ADS1287IRHFT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision data converters and industrial signal chain solutions.
The ADS1287IRHFT belongs to TI's high-precision delta-sigma ADC product line, engineered specifically for demanding geophysical and seismic instrumentation where ultra-low noise, low power, and robust DC performance are non-negotiable.
FAQ
What is the maximum achievable SNR of the ADS1287IRHFT and under what conditions?
The ADS1287IRHFT achieves a maximum SNR of 113 dB at 1000 SPS with gain = 1 in high-resolution mode, measured with shorted inputs, chop enabled, and fCLK = 1.024 MHz. This value is specified over the –40°C to +85°C temperature range and reflects the device's optimized noise floor for low-frequency precision applications like seismic monitoring. The ADS1287IRHFT maintains ≥110 dB SNR across all supported gains up to 16.
Does the ADS1287IRHFT require an external reference voltage, and what are the tolerance requirements?
Yes, the ADS1287IRHFT requires an external differential reference voltage applied to REFP and REFN pins. The recommended differential reference voltage is 2.5 V ±0.025 V (2.45–2.55 V), with absolute input voltages constrained to AVSS + 0.1 V ≤ V(REFN) ≤ V(REFP) – 2.45 V and V(REFP) ≤ AVDD + 0.1 V. The ADS1287IRHFT does not include an internal reference; stability and accuracy of the external reference directly impact overall measurement accuracy.
How does the SYNC pin function in multi-device synchronization, and what timing constraints apply?
The SYNC pin on the ADS1287IRHFT provides hardware-triggered alignment of the digital filter pipeline across multiple devices. A rising edge on SYNC resets internal filters and initiates simultaneous conversion starts. For reliable operation, the CLK rising edge must occur ≥30 ns after SYNC rising edge (td(CLSY) ≥30 ns), and SYNC pulse width must exceed two fCLK cycles. This ensures deterministic, sub-sample phase coherence essential for seismic array beamforming. The ADS1287IRHFT supports both pulse-sync and continuous-sync modes.
What is the power-up sequence and time-to-first-data for the ADS1287IRHFT?
The ADS1287IRHFT requires no strict power-supply sequencing between AVDD/AVSS and DVDD, but AVDD and AVSS must be stable before DVDD. After power-on, the device requires 216 fCLK cycles (~211 ms at 1.024 MHz) to reach communication readiness (tp(PUCM)), then an additional 252.4 ms to output the first valid conversion (tp(PUDR)). Total time-to-first-data is therefore ~463 ms. The ADS1287IRHFT asserts DRDY low after this interval, signaling ready status.
Can the ADS1287IRHFT operate with a single 5-V analog supply instead of dual ±2.5-V supplies?
Yes, the ADS1287IRHFT supports single-supply analog operation: AVDD = 5 V and AVSS = 0 V (ground), with appropriate level-shifting of input signals and reference. In this configuration, the input common-mode range is centered at 2.5 V, and differential inputs (AINP–AINN) must remain within ±2.5 V. The device's PGA and ADC specifications-including SNR, THD, and CMRR-are fully characterized and guaranteed for both dual-supply (±2.5 V) and single-supply (5 V/0 V) operation. The ADS1287IRHFT datasheet explicitly lists AVDD to AVSS = 4.75–5.25 V as a recommended condition.
ADS1287IRHFT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 1k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- MUX-PGA-ADC
- Ratio - S/H:ADC:
- 0:1
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 2.25V ~ 3.6V
- Features:
- PGA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-VQFN (5x4)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS1287IRHFT FAQ
1.How can I place an order for ADS1287IRHFT through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS1287IRHFT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS1287IRHFT reliable?
The price and inventory of ADS1287IRHFT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS1287IRHFT is usually 5 days.
3.What payment methods are accepted for ADS1287IRHFT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS1287IRHFT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS1287IRHFT?
ADS1287IRHFT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS1287IRHFT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS1287IRHFT?
For technical support, including ADS1287IRHFT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS1287IRHFT requirements.
6.How does Aetrix verify that ADS1287IRHFT is sourced from the original manufacturer or authorized distributors?
All ADS1287IRHFT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS1287IRHFT meets industry standards.
7.What is the process for return or replacement of ADS1287IRHFT?
All ADS1287IRHFT units undergo pre-shipment inspection (PSI). If there is an issue with ADS1287IRHFT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS1287IRHFT part is unused and in its original packaging.
Return procedure for ADS1287IRHFT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS1287IRHFT Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
