Texas Instruments ADS2807Y/250
- Part No.:
- ADS2807Y/250
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-PowerTQFP
- Datasheet:
-
ADS2807Y/250.pdf
- Description:
- IC ADC 12BIT PIPELINED 64HTQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS2807Y/250 from Texas Instruments is a dual, 12-bit, 50 MSPS pipelined analog-to-digital converter with internal reference, 66 dB SNR (2 Vp-p), ±0.6 LSB DLE, and TQFP-64 package. It performs high-fidelity IF digitization in communications base stations and medical imaging systems where dynamic range and channel isolation are critical.
For engineers reviewing the ADS2807Y/250 datasheet, ADS2807Y/250 pinout, ADS2807Y/250 application, or ADS2807Y/250 equivalent, key selection factors include differential linearity at 50 MHz sampling, over-range flag behavior per channel, dual-channel crosstalk (<85 dBFS), and flexible 2–3 Vp-p input range configuration via SEL and INT/EXT pins.
Technical Context
The ADS2807Y/250 implements an 11-stage pipelined ADC architecture with on-chip digital error correction logic, delivering no missing codes and ±0.6 LSB typical differential linearity error across temperature. Each channel features independent track-and-hold with differential or single-ended input support and programmable full-scale range.
It integrates dual independent reference paths (REFTA/REFBA and REFTB/REFBB), supports external reference injection with 375 Ω input resistance, and provides per-channel output enable (OEA/OEB) and over-range flags (OVRA/OVRB) synchronized to the 6-cycle pipeline latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit tested; guarantees monotonicity and no missing codes at full speed. |
| Sampling Rate | 50 MSPS maximum; supports undersampling of IF signals up to 25 MHz Nyquist zone. |
| SNR | 66 dBFS at 1 MHz (2 Vp-p); enables >10-bit effective resolution in narrowband comms applications. |
| Differential Linearity Error | ±0.6 LSB typical at 1 MHz; ensures <0.015% code-dependent gain error for imaging linearity. |
| Spurious-Free Dynamic Range | 72 dBFS at 1 MHz (2 Vp-p); suppresses largest harmonic by >1000× relative to full scale. |
| Analog Input Bandwidth | 270 MHz; supports direct sampling of L-band RF/IF without external anti-alias filtering. |
| Channel Crosstalk | 85 dBFS at 2 Vp-p; isolates Channel A from Channel B signal leakage in time-interleaved systems. |
| Power Dissipation | 720 mW at 5 V with internal reference; enables thermal management in dense TQFP-64 layouts. |
Pinout & Package
TQFP-64 power package with exposed thermal pad; 10 mm × 10 mm body, 0.5 mm pitch, JEDEC MO-220 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA / INA | Differential analog input, Channel A | High-impedance capacitive input pair requiring matched biasing; supports 2–3 Vp-p differential swing. |
| INB / INB | Differential analog input, Channel B | Independent of Channel A; enables simultaneous dual-signal acquisition without shared front-end loading. |
| OEA / OEB | Output enable control, per channel | CMOS-compatible active-low enables 3-state output drivers for multiplexed bus sharing or test access. |
| OVRA / OVRB | Over-range indicator, per channel | Open-drain flag asserted when input exceeds full-scale range; used to trigger automatic gain control reduction. |
| SEL | Input range select | Logic HIGH selects 3 Vp-p full-scale; LOW selects 2 Vp-p; sets internal reference divider ratio. |
| INT/EXT | Reference source select | LOW enables internal 50 kΩ pull-up to use on-chip reference; HIGH disables internal reference for external sourcing. |
| REFTA / REFBA / REFTB / REFBB | Reference top/bottom terminals | Allow external precision reference injection or bypass capacitor placement; define full-scale as 2×(REFT − REFB). |
| CMA / CMB | Common-mode output | Provides buffered +2.5 V common-mode voltage for driving amplifier bias networks; reduces external component count. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent pipelines | Enables true simultaneous sampling of two signals with no inter-channel timing skew or resource contention. |
| Programmable full-scale range | 2 Vp-p or 3 Vp-p selected via single SEL pin-no external resistors needed for range change. |
| Per-channel over-range detection | Dedicated OVRA/OVRB flags allow independent AGC loop control per channel in multichannel receivers. |
| Internal reference with external option | On-chip reference eliminates one external component; 375 Ω input resistance allows low-drive external references for multi-ADC synchronization. |
| 6-cycle deterministic latency | Predictable data valid timing simplifies FPGA-based capture logic and enables precise phase alignment in coherent systems. |
| Differential or single-ended input mode | Same pin pair accepts either configuration-reduces PCB layer count and simplifies layout for mixed-signal designs. |
Applications
| Communications Base Stations | Medical Ultrasound Imaging |
|---|---|
Use Scenario: Digitizing dual IF signals from quadrature downconverters in WCDMA/LTE remote radio heads. IC Role / Device Role / Timing Role: Dual-channel ADC capturing I/Q data streams at 50 MSPS with matched gain/phase response. Use Value: 85 dBFS crosstalk prevents I-channel interference from corrupting Q-channel beamforming accuracy. | Use Scenario: High-speed echo signal acquisition in portable ultrasound machines with real-time B-mode processing. IC Role / Device Role / Timing Role: Simultaneous sampling of two transducer array channels for parallel beam formation. Use Value: ±0.6 LSB DLE preserves tissue boundary contrast across 4096-sample lines without post-processing correction. |
| Test Equipment Signal Analyzers | CCD-Based Industrial Inspection Systems |
Use Scenario: Real-time spectral analysis of wideband RF signals using dual-channel FFT correlation. IC Role / Device Role / Timing Role: High-SFDR digitizer feeding FPGA-based digital downconverter and FFT engine. Use Value: 72 dBFS SFDR at 1 MHz enables detection of spurs 1000× smaller than carrier in EMI compliance testing. | Use Scenario: Line-scan CCD output digitization in high-resolution PCB AOI systems requiring pixel-perfect linearity. IC Role / Device Role / Timing Role: Synchronized dual ADC capturing even/odd pixel rows from interlaced CCD outputs. Use Value: No missing codes guarantee zero dead pixels across 12-bit grayscale depth in automated defect classification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS2806Y/250 | Single-channel, 12-bit, 50 MSPS; identical pinout except for Channel B signals omitted. | Suitable only for single-signal acquisition; lacks OVRB, B1–B12, INB, CMB, etc. | Select when system requires only one high-performance ADC channel and board space is constrained. |
| AD9236BCPZ-50 | Single-channel, 12-bit, 50 MSPS; uses LVDS outputs, different reference architecture, no per-channel OE/OVR. | Requires external serializer for dual-channel operation; higher power (850 mW); no integrated CM output. | Choose for systems prioritizing LVDS noise immunity over dual-channel integration and analog interface simplicity. |
Compared with ADS2806Y/250 and AD9236BCPZ-50, the ADS2807Y/250 uniquely delivers true dual-channel synchronization, per-channel over-range monitoring, and integrated common-mode bias-reducing external component count by ≥7 parts in multichannel receiver designs.
Availability
ADS2807Y/250 is available at Aetrix Electronics and suitable for communications infrastructure, medical imaging equipment, and automated test equipment requiring stable component supply across extended product lifecycles.
Supply support for ADS2807Y/250 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of leadership in high-performance data converters.
The ADS2807Y/250 belongs to TI's high-speed precision ADC product line, designed specifically for demanding dual-channel digitization in communications, medical, and instrumentation applications where dynamic range and channel matching are critical.
FAQ
What is the maximum sampling rate supported by the ADS2807Y/250?
The ADS2807Y/250 supports a maximum sampling rate of 50 MSPS, verified across the full –40°C to +85°C operating temperature range. At this rate, it maintains 66 dB SNR (2 Vp-p) and 72 dBFS SFDR, with deterministic 6-clock-cycle latency. The device is characterized for stable operation up to 100 µs minimum convert clock period, enabling reliable high-speed acquisition in real-time systems.
Does the ADS2807Y/250 require external reference components?
No-the ADS2807Y/250 includes an internal reference that supports both 2 Vp-p and 3 Vp-p full-scale ranges without external components. When INT/EXT is pulled LOW, the internal 50 kΩ pull-up enables the on-chip reference. External references can be applied via REFTA/REFBA and REFTB/REFBB pins if tighter tracking or lower drift is required across multiple ADS2807Y/250 devices.
How does the SEL pin affect the ADS2807Y/250 input range?
The SEL pin directly configures the full-scale input range of the ADS2807Y/250: logic HIGH selects 3 Vp-p differential input range, while logic LOW selects 2 Vp-p. This setting adjusts the internal reference divider ratio and is functional with both internal and external references. The corresponding input voltage ranges are 1.75–3.25 V (differential, 3 Vp-p) or 2–3 V (differential, 2 Vp-p), as specified in the electrical characteristics table.
What is the purpose of the CMA and CMB pins on the ADS2807Y/250?
The CMA and CMB pins on the ADS2807Y/250 provide buffered common-mode output voltages (+2.5 V nominal) for each channel, eliminating the need for external bias networks when driving differential amplifiers. These outputs are internally derived from the reference circuitry and maintain tight regulation across temperature, simplifying analog front-end design and improving system-level noise immunity in high-density layouts.
Can the ADS2807Y/250 operate with single-ended analog inputs?
Yes-the ADS2807Y/250 supports single-ended operation: apply the signal to one input (e.g., INA) and bias the complementary input (INA) to the required common-mode voltage (typically +2.5 V). Performance trade-offs include ~2–3 dB SNR reduction and higher harmonic distortion versus differential mode, but interface complexity is reduced. The device's input structure ensures matched impedance and performance on both pins, allowing phase inversion control via input selection.
ADS2807Y/250 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-PowerTQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 50M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 3V ~ 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 64-HTQFP (10x10)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS2807Y/250 FAQ
1.How can I place an order for ADS2807Y/250 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS2807Y/250 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS2807Y/250 reliable?
The price and inventory of ADS2807Y/250 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS2807Y/250 is usually 5 days.
3.What payment methods are accepted for ADS2807Y/250?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS2807Y/250 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS2807Y/250?
ADS2807Y/250 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS2807Y/250 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS2807Y/250?
For technical support, including ADS2807Y/250 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS2807Y/250 requirements.
6.How does Aetrix verify that ADS2807Y/250 is sourced from the original manufacturer or authorized distributors?
All ADS2807Y/250 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS2807Y/250 meets industry standards.
7.What is the process for return or replacement of ADS2807Y/250?
All ADS2807Y/250 units undergo pre-shipment inspection (PSI). If there is an issue with ADS2807Y/250, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS2807Y/250 part is unused and in its original packaging.
Return procedure for ADS2807Y/250:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS2807Y/250 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

