Texas Instruments ADS5273IPFP
- Part No.:
- ADS5273IPFP
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 80-TQFP Exposed Pad
- Datasheet:
-
ADS5273IPFP.pdf
- Description:
- IC ADC 12BIT PIPELINED 80HTQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,339
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS5273IPFP from Texas Instruments is an 8-channel, 12-bit, 70MSPS analog-to-digital converter with integrated PLL, simultaneous sample-and-hold, and serialized LVDS outputs. It delivers 71dBFS SNR at 5MHz IF, operates from 3.3V analog/digital supplies, and supports internal or external reference modes. It targets high-density portable ultrasound front-ends requiring low-power, multi-channel digitization.
For engineers reviewing the ADS5273IPFP datasheet, ADS5273IPFP pinout, ADS5273IPFP application, or ADS5273IPFP equivalent, this page provides verified technical context, real-world timing behavior, LVDS serialization format (LSB/MSB selectable), channel power-down control, and validated alternative options for multi-channel medical and test equipment designs.
Technical Context
The ADS5273IPFP integrates eight independent 12-bit ADC cores sharing a single ADCLK input, each with dedicated S/H and LVDS serializer. An on-chip PLL multiplies the sampling clock by 12 to generate 420MHz LCLK for data serialization, while ADCLKP/ADCLKN outputs run at 6× sampling rate (e.g., 420MHz at 70MSPS).
Each channel outputs 12-bit straight offset binary data over differential LVDS pairs (OUTxP/OUTxN), with configurable output current (2.5–6.0mA) and optional deskew/sync test patterns. The device supports per-channel power-down via registers 2 and 3, and uses VCM (1.45V typical) to bias all eight analog inputs in AC-coupled configurations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - Delivers 4096 distinct digital codes with no missing codes guaranteed across full operating range. |
| Maximum Sample Rate | 70MSPS - Enables Nyquist-limited digitization of signals up to 35MHz; supports ultrasound beamforming with sub-15ns aperture delay. |
| SNR @ 5MHz IF | 71dBFS - Ensures high-fidelity signal capture in portable ultrasound receivers where dynamic range directly impacts image contrast. |
| Total Power Dissipation | 1.099W (internal ref) - Optimized for thermally constrained handheld systems; 937mW with external reference reduces thermal load. |
| Analog Input Bandwidth | 300MHz - Supports wideband RF sampling and harmonic-rich transducer signals without front-end filtering penalties. |
| LCLK Output Frequency | 120–420MHz - Matches LVDS serialization timing for 12-bit words at 70MSPS (840Mbps per channel). |
| LVDS Output Current | Configurable 2.5–6.0mA - Allows drive strength tuning for trace length, termination, and EMI compliance in dense PCB layouts. |
Pinout & Package
ADS5273IPFP is housed in an HTQFP-80 PowerPAD™ package (12mm × 12mm, 0.5mm pitch) with exposed thermal pad (4.69–6.20mm²). Pin assignments follow TI's standardized layout for 8-channel ADC families, enabling mechanical compatibility with ADS5270–ADS5272.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ADCLK (71) | Input Clock | Single-ended LVTTl sampling clock input; duty cycle 45–55%; drives internal PLL and all 8 ADC cores synchronously. |
| IN1P–IN8N (2–13,48–59) | Analog Inputs | Eight fully differential analog input pairs; each accepts ±1.015VPP (2.03VPP) swing with VCM = 1.45V common-mode. |
| OUT1P–OUT8N (21–40) | Data Outputs | Eight independent LVDS data lanes; each serializes 12-bit word LSB or MSB first at 840Mbps (70MSPS × 12 bits). |
| LCLKP/LCLKN (19/20) | LVDS Word Clock | Differential 420MHz clock synchronized to data frame boundaries; used by receiver to latch serialized words. |
| ADCLKP/ADCLKN (41/42) | LVDS Bit Clock | Differential 420MHz clock running at 6× sampling rate; aligns with individual bit transitions across all channels. |
| INT/EXT (69) | Reference Mode | Logic-high selects internal 2.03VPP reference (simplifies BOM); logic-low enables external REFT/REFB with 1.0V nominal span. |
| VCM (65) | Common-Mode Output | Buffered 1.45V output driving all eight input common-mode nodes; ±2mA drive capability supports AC-coupled sensor interfaces. |
| RESET (45) | Asynchronous Reset | Active-low signal initializing all registers, serializers, and PLL to default state; weak internal pull-down ensures safe startup. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PLL clock multiplier | Generates precise 420MHz LCLK from 70MHz ADCLK, eliminating external clock synthesizers and reducing jitter-sensitive layout complexity. |
| Per-channel power-down control | Registers 2 and 3 allow selective shutdown of any combination of the 8 ADC channels, cutting dynamic power by ~125mW per disabled channel. |
| Configurable LVDS output current | Four programmable drive levels (2.5/3.5/4.5/6.0mA) enable optimization of signal integrity, EMI, and power across varying PCB stackups and cable lengths. |
| Built-in test pattern generation | Deskew, sync, and custom patterns simplify system-level timing validation and inter-channel skew measurement without external pattern generators. |
| Simultaneous sample-and-hold | All eight channels sample at identical ADCLK edges, ensuring coherent phase relationships critical for beamforming and time-of-flight measurements. |
Applications
| Portable Ultrasound Front-End | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Digitizing echo signals from 64–128 piezoelectric transducer elements in handheld ultrasound probes. IC Role / Device Role / Timing Role: Primary 8-channel digitizer capturing RF-bandwidth signals with <1ps rms aperture jitter and synchronized sampling across all channels. Use Value: Enables real-time beamforming with <±0.5ns inter-channel skew, preserving spatial resolution and contrast in B-mode imaging. |
Use Scenario: High-speed acquisition of multi-signal DUT responses in semiconductor ATE platforms with parallel stimulus capability. IC Role / Device Role / Timing Role: Simultaneous capture of 8 analog waveforms (e.g., power supply ripple, clock skew, sensor outputs) at 70MSPS with deterministic latency. Use Value: Reduces test time by 8× versus sequential sampling; LVDS serialization minimizes interface routing on high-pin-count handler boards. |
| Military Radar Receivers | High-Density Data Acquisition Systems |
Use Scenario: Digitizing intermediate frequency (IF) outputs from phased-array radar downconverters in SWaP-constrained airborne systems. IC Role / Device Role / Timing Role: Low-power, high-SNR ADC providing 71dBFS SNR at 5MHz IF with internal reference to eliminate external voltage references and associated noise paths. Use Value: Achieves >11.1 ENOB at 5MHz, supporting pulse-Doppler processing with minimal quantization-induced false alarms. |
Use Scenario: Modular DAQ modules for industrial vibration monitoring, where 8 sensor channels (accelerometers, strain gauges) require synchronized sampling. IC Role / Device Role / Timing Role: Central digitizer with VCM output driving all sensor interfaces, reducing component count and improving channel-to-channel gain matching. Use Value: Fixed attenuation matching <0.2dB across channels ensures consistent amplitude response for FFT-based fault diagnostics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS5272IPFP | 65MSPS max sample rate; identical 12-bit resolution, pinout, and LVDS interface; lower power (850mW total). | Suitable for cost-sensitive ultrasound systems where 65MSPS meets Nyquist requirements for 30MHz bandwidth. | Select when system clocking infrastructure limits to ≤65MHz or thermal budget restricts to <900mW. |
| ADS5271IPFP | 50MSPS max sample rate; same architecture and register map; 750mW total power dissipation. | Targeted at mid-tier ATE and portable diagnostic devices requiring lower sampling rates but identical channel count and serialization. | Choose for legacy system upgrades where existing clock sources operate at 50MSPS or below. |
Compared with ADS5273IPFP, ADS5272IPFP trades 5MSPS bandwidth for reduced power and cost, while ADS5271IPFP further lowers speed and power for less demanding applications-both retain full software and layout compatibility within the ADS527x family.
Availability
ADS5273IPFP is available at Aetrix Electronics and suitable for portable ultrasound systems, automated test equipment, military radar receivers, and high-density data acquisition systems requiring stable component supply across extended production lifecycles.
Supply support for ADS5273IPFP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance data converters for mission-critical applications.
The ADS5273IPFP belongs to TI's ADS527x family of multi-channel, high-speed ADCs designed specifically for portable medical imaging, defense electronics, and automated test systems demanding synchronized sampling, low power, and robust LVDS interfacing.
FAQ
What is the maximum sampling rate supported by the ADS5273IPFP?
The ADS5273IPFP supports a maximum sampling rate of 70MSPS across all eight channels simultaneously. This rate is validated over the full –40°C to +85°C temperature range with AVDD and LVDD at 3.3V. At this rate, the device achieves 71dBFS SNR at 5MHz input frequency and maintains no missing codes performance. Exceeding 70MSPS is not guaranteed and may degrade AC specifications such as SFDR and ENOB.
Does the ADS5273IPFP require an external reference voltage?
No, the ADS5273IPFP includes an internal reference that provides a 2.03VPP full-scale range and is enabled by default via internal pull-up on the INT/EXT pin (pin 69). When INT/EXT is held high, the internal reference operates with 1.95V typical VREFT and 0.95V typical VREFB. External reference mode (INT/EXT = low) allows use of user-supplied REFT/REFB pins but requires careful decoupling with ≥0.1µF capacitors.
How does the LVDS serialization work on the ADS5273IPFP?
The ADS5273IPFP serializes each 12-bit ADC output into a continuous LVDS bitstream per channel, transmitted over dedicated OUTxP/OUTxN pairs. Data is output LSB-first by default (configurable to MSB-first via register 1), with LCLKP/LCLKN providing the 420MHz word clock and ADCLKP/ADCLKN delivering the 420MHz bit clock. Each channel outputs at 840Mbps (70MSPS × 12 bits), enabling compact 16-wire interface versus parallel alternatives.
Can individual ADC channels be powered down on the ADS5273IPFP?
Yes, the ADS5273IPFP supports per-channel power-down via two 4-bit configuration registers: Register 2 controls channels 1–4 (bits D3–D0), and Register 3 controls channels 5–8. Writing '1' to a bit disables the corresponding channel's ADC core, reducing total power by approximately 125mW per channel. All eight channels remain active after reset, and power-down state persists until reconfigured via the serial interface (SCLK/SDATA/CS).
What package type and thermal characteristics does the ADS5273IPFP use?
The ADS5273IPFP uses the HTQFP-80 PowerPAD™ package (12mm × 12mm, 0.5mm pitch) with an exposed thermal pad. Its thermal resistance is θJA = 19.4°C/W and θJC = 4.2°C/W, enabling efficient heat transfer to the PCB. The package supports standard reflow profiles and requires proper thermal via placement under the pad for reliable operation at full 1.099W dissipation in industrial temperature ranges.
ADS5273IPFP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 80-TQFP Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 70M
- Number of Inputs:
- 8
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 8
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 3V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 80-HTQFP (12x12)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS5273IPFP FAQ
1.How can I place an order for ADS5273IPFP through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS5273IPFP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS5273IPFP reliable?
The price and inventory of ADS5273IPFP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS5273IPFP is usually 5 days.
3.What payment methods are accepted for ADS5273IPFP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS5273IPFP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS5273IPFP?
ADS5273IPFP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS5273IPFP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS5273IPFP?
For technical support, including ADS5273IPFP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS5273IPFP requirements.
6.How does Aetrix verify that ADS5273IPFP is sourced from the original manufacturer or authorized distributors?
All ADS5273IPFP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS5273IPFP meets industry standards.
7.What is the process for return or replacement of ADS5273IPFP?
All ADS5273IPFP units undergo pre-shipment inspection (PSI). If there is an issue with ADS5273IPFP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS5273IPFP part is unused and in its original packaging.
Return procedure for ADS5273IPFP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS5273IPFP Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

