Texas Instruments ADS5295PFPT
- Part No.:
- ADS5295PFPT
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 80-TQFP Exposed Pad
- Datasheet:
-
ADS5295PFPT.pdf
- Description:
- IC ADC 12BIT PIPELINED 80HTQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,116
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS5295PFPT from Texas Instruments is a low-power, 12-bit, 100-MSPS, 8-channel analog-to-digital converter optimized for high-channel-count data acquisition systems. It delivers 70.6 dBFS SNR and 85 dBc SFDR at 10 MHz input, features one- or two-wire LVDS serialization per channel, and integrates programmable FIR/IIR digital filtering and channel averaging for ultrasound imaging front-ends.
For engineers reviewing the ADS5295PFPT datasheet, ADS5295PFPT pinout, ADS5295PFPT application, or ADS5295PFPT equivalent, key selection criteria include its 100-MSPS two-wire LVDS interface timing (16-clock latency), 80 mW/channel power at full rate, internal reference accuracy, and QFP-80 package compatibility with FPGA-based receiver designs requiring high-density analog sampling.
Technical Context
The ADS5295PFPT implements eight parallel SAR-based ADC cores with synchronized sampling, each feeding an independent digital processing block containing programmable FIR decimation, IIR high-pass filtering, and 0–12 dB digital gain. Its LVDS serializer supports configurable 10× or 12× serialization across one- or two-wire modes, enabling flexible trade-offs between data rate and FPGA pin count.
Internal clock generation includes PLL-based synchronization of ADCLKP/ADCLKN (1× frame clock) and LCLKP/LCLKN (6× bit clock), with programmable output clock/data edge delays to compensate for PCB skew. Aperture delay matching is ±200 ps between channels, and wake-up time from global power-down is 100 µs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - provides 4096 discrete amplitude levels for precision signal digitization |
| Max Sample Rate | 100 MSPS - enables Nyquist bandwidth up to 50 MHz per channel |
| SNR | 70.6 dBFS at 5 MHz - defines minimum detectable signal above quantization + thermal noise floor |
| SFDR | 85 dBc at 10 MHz - determines spurious-free dynamic range for multi-tone signal integrity |
| Power per Channel | 80 mW at 100 MSPS - enables thermally constrained high-channel-count system integration |
| LVDS Serialization | One- or two-wire, 10×/12× - reduces FPGA I/O count by up to 12× versus parallel CMOS interface |
| Aperture Delay Matching | ±200 ps - ensures sub-100-ps inter-channel timing alignment for coherent beamforming |
Pinout & Package
ADS5295PFPT is housed in a 12-mm × 12-mm TQFP-80 (PFP) package with exposed thermal pad. Pin assignments are validated per TI SBAS595 datasheet Figure 1 and PIN DESCRIPTIONS table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1P–IN8P / IN1N–IN8N | Differential analog inputs (8 channels) | Accept 2-VPP differential signals with 500-MHz analog input bandwidth |
| OUT1A_P–OUT8A_P / OUT1A_N–OUT8A_N | LVDS one-wire data outputs | Deliver serialized 12-bit samples at ≤80 MSPS with 12× serialization |
| OUT1B_P–OUT8B_P / OUT1B_N–OUT8B_N | LVDS two-wire data outputs | Enable 100-MSPS operation using dual 6-bit lanes per channel |
| LCLKP / LCLKN | LVDS bit clock outputs (6×) | Provide synchronous 6× sample-rate clock for FPGA deserialization logic |
| ADCLKP / ADCLKN | LVDS frame clock outputs (1×) | Indicate start-of-frame boundary for aligned multi-channel capture |
| CLKP / CLKN | Differential clock inputs | Accept 1.5-VPP LVDS, LVPECL, or ac-coupled sine-wave master clock |
| REFT / REFB | Reference voltage terminals | Support internal reference mode (1.45 V / 0.45 V) or external reference drive |
| VCM | Common-mode output | Provides stable 0.95-V bias for differential input termination networks |
Key Features
| Feature | Design Value |
|---|---|
| Programmable FIR decimation filter | Reduces harmonic interference and enables oversampling without external DSP resources |
| IIR high-pass filter | Removes DC offset and low-frequency drift in ultrasound echo signals before digitization |
| Low-frequency noise suppression mode | Improves SNR by ~3 dB in 1-MHz band near DC for low-input-frequency applications |
| Channel averaging mode | Enhances SNR by up to 3 dB through on-chip averaging of multiple samples per conversion cycle |
| Configurable LVDS test patterns | Enables FPGA receiver validation using PRBS, ramp, or checkerboard sequences without host software |
Applications
| Ultrasound Imaging Front-End | Communications Receiver |
|---|---|
Use Scenario: Digitizing RF echo signals from phased-array transducers in portable and cart-based ultrasound systems. IC Role / Device Role / Timing Role: 8-channel simultaneous sampling ADC with <±200 ps inter-channel skew for coherent beamforming and real-time B-mode processing. Use Value: Enables 12-bit resolution at 100 MSPS while maintaining 70.6 dBFS SNR and supporting on-chip IIR filtering to suppress transducer coupling artifacts. | Use Scenario: High-density baseband sampling in multi-carrier wireless infrastructure receivers (e.g., LTE MIMO). IC Role / Device Role / Timing Role: Low-power, multi-channel ADC capturing I/Q signals across multiple antenna paths with synchronized frame clocks (ADCLKP/ADCLKN). Use Value: Reduces FPGA I/O count via two-wire LVDS serialization and provides programmable digital gain (0–12 dB) for AGC loop integration. |
| Multichannel Data Acquisition | Test & Measurement Instrumentation |
Use Scenario: Modular DAQ systems for industrial monitoring, where space-constrained 8-channel modules require minimal board area and thermal dissipation. IC Role / Device Role / Timing Role: Integrated 8-channel ADC with internal reference and low 640.8-mW total power at 100 MSPS for fanless enclosure designs. Use Value: Eliminates need for external reference ICs and reduces layout complexity with single-supply 1.8-V AVDD/LVDD operation. | Use Scenario: Portable oscilloscope or spectrum analyzer front-end requiring high SNR and flexible digital post-processing. IC Role / Device Role / Timing Role: Precision ADC with programmable FIR decimation and channel averaging to enhance effective resolution beyond 12 bits. Use Value: Supports 10-bit mode with 10× LVDS serialization to halve output data rate when full 12-bit SNR is not required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS5294IPFP | 10-bit, 100-MSPS, 8-channel; lower power (60 mW/channel); no IIR filter | Targeted at cost-sensitive, lower-resolution DAQ where SNR >65 dBFS suffices | Select when system SNR budget allows 10-bit performance and IIR-based DC offset removal is unnecessary |
| ADS5273IPFP | 12-bit, 65-MSPS, 8-channel; 60 mW/channel; only one-wire LVDS interface | Designed for lower sample-rate systems prioritizing ultra-low power over maximum throughput | Choose when 65-MSPS sampling meets bandwidth requirements and FPGA pin count permits one-wire serialization |
Compared with ADS5294IPFP and ADS5273IPFP, the ADS5295PFPT uniquely combines full 12-bit resolution, 100-MSPS two-wire LVDS, and integrated IIR high-pass filtering-making it the only option among the three that supports high-fidelity ultrasound beamforming with on-chip DC suppression.
Availability
ADS5295PFPT is available at Aetrix Electronics and suitable for ultrasound imaging systems, communications receivers, and multichannel data acquisition requiring stable component supply, long-term production continuity, and traceable sourcing from authorized channels.
Supply support for ADS5295PFPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance data converters and signal chain solutions.
The ADS5295PFPT belongs to TI's high-channel-count, low-power ADC product line, designed specifically for medical imaging, communications infrastructure, and industrial DAQ systems demanding synchronized multi-channel sampling with integrated digital processing.
FAQ
What is the maximum sample rate supported by ADS5295PFPT in two-wire LVDS mode?
The ADS5295PFPT supports a maximum sample rate of 100 MSPS in two-wire LVDS mode, delivering serialized 12-bit data across two differential pairs per channel with 16-clock-cycle latency. This configuration maintains full 12-bit resolution and 70.6 dBFS SNR while reducing FPGA I/O utilization compared to one-wire operation. The ADS5295PFPT datasheet confirms this rating under recommended operating conditions with 1.8-V supplies and proper LVDS termination.
Does ADS5295PFPT include an internal voltage reference?
Yes, the ADS5295PFPT integrates a factory-trimmed internal reference that provides matched performance across devices, with REFT = 1.45 V and REFB = 0.45 V. This eliminates the need for external reference components in most applications and ensures consistent full-scale range. The ADS5295PFPT can also operate with external references applied to REFT/REFB pins if higher accuracy or custom scaling is required, as confirmed in the SBAS595 datasheet Section 7.3.2.
How does the low-frequency noise suppression mode improve SNR in ADS5295PFPT?
The low-frequency noise suppression mode in the ADS5295PFPT improves SNR by approximately 3 dB in the 1-MHz band near DC, specifically targeting 1/f noise and low-frequency drift common in ultrasound transducer signals. This mode operates within the integrated digital processing block and requires no external components. The ADS5295PFPT achieves this enhancement while maintaining full 12-bit resolution and 100-MSPS throughput, as verified in TI's typical characteristics plots (Figure 11).
What is the aperture delay matching specification between channels for ADS5295PFPT?
The ADS5295PFPT specifies aperture delay matching of ±200 ps between any two channels on the same device, ensuring precise time alignment critical for coherent signal processing such as beamforming. This specification is guaranteed over the full –40°C to +85°C temperature range and applies to all eight channels simultaneously. The ADS5295PFPT achieves this performance through matched internal sampling circuitry and on-die clock distribution, as documented in the Timing Requirements table (Section 6.5).
Can ADS5295PFPT be configured for 10-bit operation to reduce output data rate?
Yes, the ADS5295PFPT can be configured as an 8-channel, 10-bit ADC with 10× LVDS serialization to reduce output data rate while retaining the same physical interface and timing structure. This mode trades 2 bits of resolution for lower FPGA resource usage and reduced power in the serial link. The ADS5295PFPT supports this configuration via register programming and maintains full functionality including digital gain and filtering, as described in the Features section of the SBAS595 datasheet.
ADS5295PFPT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 80-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 100M
- Number of Inputs:
- 8
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 8
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 80-HTQFP (12x12)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS5295PFPT FAQ
1.How can I place an order for ADS5295PFPT through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS5295PFPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS5295PFPT reliable?
The price and inventory of ADS5295PFPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS5295PFPT is usually 5 days.
3.What payment methods are accepted for ADS5295PFPT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS5295PFPT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS5295PFPT?
ADS5295PFPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS5295PFPT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS5295PFPT?
For technical support, including ADS5295PFPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS5295PFPT requirements.
6.How does Aetrix verify that ADS5295PFPT is sourced from the original manufacturer or authorized distributors?
All ADS5295PFPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS5295PFPT meets industry standards.
7.What is the process for return or replacement of ADS5295PFPT?
All ADS5295PFPT units undergo pre-shipment inspection (PSI). If there is an issue with ADS5295PFPT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS5295PFPT part is unused and in its original packaging.
Return procedure for ADS5295PFPT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS5295PFPT Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

