Texas Instruments ADS5560IRGZT
- Part No.:
- ADS5560IRGZT
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ADS5560IRGZT.pdf
- Description:
- IC ADC 16BIT PIPELINED 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:681
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS5560IRGZT from Texas Instruments is a 16-bit, 40 MSPS analog-to-digital converter with DDR LVDS and CMOS output options, internal reference, and low-frequency noise suppression mode. It features 84 dBFS SNR at 3 MHz input, 85 dBc SFDR, and operates from 3.3-V analog/digital supplies in industrial temperature range (–40°C to 85°C) for high-fidelity signal acquisition in medical imaging and test instrumentation.
For engineers reviewing the ADS5560IRGZT datasheet, ADS5560IRGZT pinout, ADS5560IRGZT application, or ADS5560IRGZT equivalent, key selection criteria include its 40 MSPS sampling rate, 16-bit resolution with no missing codes, DDR LVDS interface timing, fine gain programmability (1-dB steps), and dual-reference support (internal/external) - all in a compact 48-pin VQFN package.
Technical Context
The ADS5560IRGZT implements a high-speed pipeline ADC architecture with integrated sample-and-hold, supporting both differential analog input (INP/INM) and differential clock input (CLKP/CLKM). Its digital output interface is configurable between DDR LVDS (multiplexed D0–D15 pairs) and parallel CMOS (non-multiplexed D0–D15), selected via DFS and MODE pins.
It includes programmable fine gain (0–6 dB in 1-dB steps), low-frequency noise suppression mode (improves noise below ~1 MHz), and flexible power management: standby mode (155 mW), clock-stop mode (125–150 mW), and full operation (674 mW at 40 MSPS). Reference configuration is determined by MODE pin state, with VCM serving as either internal common-mode output or external reference input.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - guarantees monotonic transfer function and no missing codes across full operating range. |
| Max Sampling Rate | 40 MSPS - defines maximum sustained conversion throughput for real-time digitization of wideband signals. |
| SNR @ 3 MHz | 84.3 dBFS - determines effective dynamic range for baseband and low-IF applications such as MRI front-ends. |
| SFDR @ 3 MHz | 85 dBc - specifies spurious-free performance critical for detecting weak signals near strong interferers. |
| Total Power @ 40 MSPS | 674 mW - enables thermal design in space-constrained industrial and medical PCBs using 3.3-V supplies. |
| Analog Input BW | 300 MHz - supports direct sampling of IF signals up to ~150 MHz without external anti-alias filtering. |
| Differential Input Range | 3.56 VPP - sets full-scale amplitude for optimal SNR with standard transformer-coupled or balun-driven inputs. |
Pinout & Package
The ADS5560IRGZT is housed in a 48-pin VQFN (RGZ) package with 7.00 mm × 7.00 mm body size and exposed thermal pad. Pin functions differ between LVDS and CMOS output modes; LVDS mode uses multiplexed differential data pairs (e.g., D0_D1_P/M), while CMOS mode provides single-ended outputs (D0–D15).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INP / INM | Differential analog input | Accepts 3.56 VPP differential signal; requires matched trace routing and proper termination for optimal SNR. |
| CLKP / CLKM | Differential clock input | Accepts 0.4 VPP ac-coupled LVDS/LVPECL sine wave; duty cycle tolerance ±5% ensures timing margin. |
| VCM | Reference control I/O | Outputs 1.5 V in internal reference mode; serves as reference voltage input in external mode (1.5 ±0.05 V). |
| D0_D1_P / D0_D1_M | DDR LVDS data pair | Carries time-multiplexed D0 and D1 bits on rising/falling edges; requires 100-Ω differential termination. |
| DFS | Interface mode select | Configures LVDS vs. CMOS output and data format (2's complement/offset binary); pulldown resistor to DRGND. |
| MODE | Reference mode select | Selects internal (default) or external reference; pulldown resistor to AGND determines default behavior. |
| RESET | Serial register reset | High-going pulse resets internal configuration registers; tied high when serial interface unused. |
| OVR | Out-of-range indicator | CMOS-level active-high flag signaling analog input overload; used for automatic gain control or clipping detection. |
Key Features
| Feature | Design Value |
|---|---|
| DDR LVDS interface | Reduces pin count by 50% vs. parallel CMOS - enables 16-bit output in 48-pin VQFN instead of ≥64 pins. |
| Internal reference without decoupling caps | Eliminates need for external 10-µF reference bypass capacitors - simplifies layout and saves board area. |
| Low-frequency noise suppression mode | Improves noise floor from DC to ~1 MHz - enhances dynamic range for baseband and narrowband IF applications. |
| Programmable fine gain (0–6 dB) | Enables precise signal scaling without external amplifiers - maintains SNR while optimizing ADC utilization. |
| Power-down and auto-scaling modes | Reduces power to 125–155 mW during idle - extends thermal headroom and lowers system cooling requirements. |
Applications
| Medical Imaging, MRI | Wireless Communications Infrastructure |
|---|---|
Use Scenario: Digitizing RF receive chain outputs in 1.5T/3T MRI systems where signal bandwidth spans DC–10 MHz with stringent SNR requirements. IC Role / Device Role / Timing Role: High-resolution ADC capturing low-noise analog signals from quadrature demodulators prior to digital beamforming. Use Value: 84.3 dBFS SNR and low-frequency noise suppression enable accurate tissue contrast differentiation without post-processing artifacts. | Use Scenario: Baseband sampling in multi-carrier GSM/UMTS/LTE remote radio heads requiring simultaneous capture of multiple channels. IC Role / Device Role / Timing Role: 40 MSPS ADC interfacing with FPGA-based digital downconverters, synchronized to system clock via CLKOUTP/CLKOUTM. Use Value: Pin-compatible upgrade path from ADS5547 family allows reuse of existing PCB layouts while improving ENOB by >1 bit. |
| Software Defined Radio | Test and Measurement Instrumentation |
Use Scenario: Wideband spectrum analysis in portable SDR platforms where power efficiency and small form factor are critical. IC Role / Device Role / Timing Role: Primary ADC in reconfigurable receiver front-end, configured via serial interface (SCLK/SDATA/SEN) for gain and mode control. Use Value: Standby mode (155 mW) and clock-stop capability (125 mW) extend battery life without sacrificing wake-up latency. | Use Scenario: High-accuracy waveform digitizers in benchtop oscilloscopes and signal analyzers requiring deterministic jitter and flat frequency response. IC Role / Device Role / Timing Role: Precision digitizer core with 300 MHz analog input bandwidth and <1 LSB RMS noise enabling sub-100 ps timing resolution. Use Value: No missing codes and ±3 LSB INL ensure faithful reproduction of transient events and harmonic content up to Nyquist. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS5562IRGZT | 80 MSPS max sampling rate; higher power (865 mW); identical pinout and feature set. | Required for wider instantaneous bandwidth (>20 MHz) or higher IF sampling in radar/EW systems. | Select ADS5562IRGZT only if 40 MSPS is insufficient; otherwise ADS5560IRGZT offers better power efficiency for fixed-bandwidth applications. |
| ADS5547IPAPR | 16-bit, 40 MSPS but in 64-pin HTQFP; lacks DDR LVDS; uses parallel CMOS only; no low-frequency noise suppression mode. | Suitable for legacy designs with space budget for larger package and simpler interface requirements. | ADS5547IPAPR is not pin-compatible; requires PCB redesign but may simplify firmware due to non-multiplexed outputs. |
Compared with ADS5562IRGZT and ADS5547IPAPR, the ADS5560IRGZT uniquely balances 40 MSPS performance, DDR LVDS pin efficiency, and low-frequency noise suppression - making it optimal for space-constrained, medium-bandwidth applications where power and SNR below 1 MHz matter most.
Availability
ADS5560IRGZT is available at Aetrix Electronics and suitable for medical imaging, wireless infrastructure, and test instrumentation requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for Class II medical and industrial deployments.
Supply support for ADS5560IRGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters for industrial, automotive, and communications markets.
The ADS556x product line was designed for high-fidelity, medium-speed digitization in demanding signal-chain applications - emphasizing SNR, spurious performance, and integration density in compact packages.
FAQ
What is the maximum sampling rate supported by the ADS5560IRGZT?
The ADS5560IRGZT supports a maximum sampling rate of 40 MSPS under recommended operating conditions (AVDD = DRVDD = 3.3 V, –40°C to 85°C). This rate is guaranteed across temperature and supply variations, and applies to both DDR LVDS and CMOS output modes. The device enters LOW SPEED mode below 25 MSPS, where timing margins relax to accommodate lower-frequency clock sources.
Does the ADS5560IRGZT require external decoupling capacitors for its internal reference?
No, the ADS5560IRGZT does not require external decoupling capacitors for its internal reference. As stated in the datasheet, innovative design eliminates the need for external 10-µF bypass capacitors typically required by other high-precision ADCs. This reduces bill-of-materials cost and PCB area, while maintaining 1.5 V ±0.1 V common-mode output stability across temperature and load.
How does the low-frequency noise suppression mode affect the ADS5560IRGZT's performance?
The low-frequency noise suppression mode in the ADS5560IRGZT improves the noise floor from DC to approximately 1 MHz. This enhancement directly increases SNR and SINAD for baseband and narrowband IF signals - particularly beneficial in MRI and audio test applications. The mode is enabled via register programming and does not impact maximum sampling rate or power consumption in active mode.
Can the ADS5560IRGZT operate with an external reference, and how is it configured?
Yes, the ADS5560IRGZT supports external reference operation. Configuration is performed by driving the MODE pin low (internally pulldown to AGND), which places VCM in input mode. An externally supplied reference voltage of 1.5 ±0.05 V is then applied to VCM. In this mode, the internal reference is disabled, and the ADC's full-scale range scales proportionally to the applied reference, preserving 16-bit resolution and linearity.
What are the power consumption values for the ADS5560IRGZT in different operating modes?
The ADS5560IRGZT consumes 674 mW at 40 MSPS in full operation (LVDS mode), 155 mW in STANDBY mode with clock running, and 125–150 mW in clock-stop mode. These values are measured at AVDD = DRVDD = 3.3 V and TA = 25°C. Power scales automatically at lower sampling rates, and CMOS output mode draws slightly less current than LVDS due to reduced driver loading.
ADS5560IRGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 40M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 3V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-VQFN (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS5560IRGZT FAQ
1.How can I place an order for ADS5560IRGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS5560IRGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS5560IRGZT reliable?
The price and inventory of ADS5560IRGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS5560IRGZT is usually 5 days.
3.What payment methods are accepted for ADS5560IRGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS5560IRGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS5560IRGZT?
ADS5560IRGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS5560IRGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS5560IRGZT?
For technical support, including ADS5560IRGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS5560IRGZT requirements.
6.How does Aetrix verify that ADS5560IRGZT is sourced from the original manufacturer or authorized distributors?
All ADS5560IRGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS5560IRGZT meets industry standards.
7.What is the process for return or replacement of ADS5560IRGZT?
All ADS5560IRGZT units undergo pre-shipment inspection (PSI). If there is an issue with ADS5560IRGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS5560IRGZT part is unused and in its original packaging.
Return procedure for ADS5560IRGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS5560IRGZT Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

