Texas Instruments ADS62P15EVM
- Part No.:
- ADS62P15EVM
- Manufacturer:
- Texas Instruments
- Package:
- Datasheet:
-
ADS62P15EVM.pdf
- Description:
- ADS62P15EVM
- Quantity:
- Payment:

- Shipping:

Inventory:3,903
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS62P15EVM from Texas Instruments is an evaluation module designed to characterize the ADS62P15 dual-channel, 11-bit, 160-MSPS analog-to-digital converter under controlled analog input, clock, reference, and power supply conditions. It supports transformer-coupled or THS4509-amplified single-ended analog inputs (J3/J6), direct or VCXO+CDCE72010-derived clocking (up to 245.76 MHz filtered LVCMOS), and configurable 3.3V/1.8V digital supply rails. It is used for RF receiver IF sampling, communications test equipment, and high-speed data acquisition validation.
For engineers reviewing the ADS62P15EVM datasheet, ADS62P15EVM pinout, ADS62P15EVM application, or ADS62P15EVM equivalent, this page details jumper-configurable signal paths, on-board clock generation options (VCXO + CDCE72010), ADC power topology (TPS5420D + TPS79501 cascade or LDO-only), analog input routing (transformer vs. THS4509 amplifier), and SPI register control interface compatibility with TI's ADC evaluation software.
Technical Context
The ADS62P15EVM implements a dual-path analog front-end: one path routes signals directly via Mini-Circuits ADT4-1WT transformers for high-bandwidth (>100 MHz IF) differential conversion; the other uses the THS4509 fully differential amplifier with user-populated band-pass filter components. Clock distribution supports either external single-ended sinusoidal input (J19) or internal generation using a factory-programmed CDCE72010 clock buffer dividing a 983.04 MHz VCXO by four to produce a 245.76 MHz crystal-filtered LVCMOS output.
Power architecture includes two selectable topologies: Option 1 cascades the TPS5420D buck regulator (6–36 V input) with the TPS79501 LDO for low-noise 5 V AVDD and TPS79633 LDOs for 3.3 V DVDD and CDCE72010 rails; Option 2 uses only TPS79633/TPS79601 LDOs (5.1–5.5 V input) for lower noise but narrower input range. Jumper-controlled parallel-mode operation (JP11 = 1–2) is default; SPI control requires JP11 removal and JP9/JP10/JP8 reconfiguration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Support | ADS62P15 dual-channel 11-bit 160-MSPS converter; compatible with full ADS62PXX family including ADS62P4x/P2x/C1x variants. |
| Analog Input Options | Transformer-coupled (J3/J6 SMA) or THS4509-amplified (J3/J9 + J11/J13 bias); supports AC-coupled 5V or DC-coupled ±1V/4V amplifier supply. |
| Clock Input Methods | Direct external clock (J19, 1.5 VPP, 50 Ω), or onboard 245.76 MHz crystal-filtered LVCMOS (Y0 output of CDCE72010, divide-by-4 from 983.04 MHz VCXO). |
| Power Supply Topologies | Two jumper-selectable configurations: (1) TPS5420D + TPS79501 cascade (6–36 V input), or (2) TPS79633/TPS79601 LDO-only (5.1–5.5 V input). |
| Digital Interface | Parallel-mode default (JP11 = 1–2); SPI mode enabled via JP9/JP10/JP8 reconfiguration and SW1 reset; supports TI ADC SPI Control Software (SLAU237A). |
| Physical Interface | Two-channel SMA analog inputs (J3, J6), SMA clock input (J19), banana jack power (J10, J11, J13), 40-pin header (J8) for LVDS/CMOS digital output capture. |
Availability
ADS62P15EVM is available at Aetrix Electronics and suitable for RF receiver IF sampling, high-speed test instrumentation, communications baseband validation, and radar waveform digitization requiring stable component supply and rapid ADC performance characterization.
Supply support for ADS62P15EVM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and high-performance data converters, with leadership in precision signal chain and high-speed ADC solutions.
The ADS62P15EVM belongs to TI's high-speed ADC evaluation platform family, engineered to accelerate design-in of dual-channel, pipeline-based converters for demanding communications, instrumentation, and defense applications.
FAQ
What is the primary function of the ADS62P15EVM?
The ADS62P15EVM is a dedicated evaluation module for the ADS62P15 dual-channel 11-bit 160-MSPS analog-to-digital converter. It provides configurable analog input paths (transformer-coupled or THS4509-amplified), multiple clocking options (direct or VCXO+CDCE72010-derived), and flexible power delivery (buck+LDO or LDO-only) to enable comprehensive performance testing-including SNR, SFDR, and ENOB-under real-world signal, timing, and supply conditions. The ADS62P15EVM itself contains no ADC; it hosts and interfaces with the ADS62P15 device mounted on the board.
Which ADC devices does the ADS62P15EVM support beyond the ADS62P15?
The ADS62P15EVM is designed as a common platform for the entire ADS62PXX family, explicitly supporting ADS62P42/43/44/45/48/49, ADS62P22/23/24/25/28/29, and ADS62C15/17 converters. Jumper configurations (e.g., JP15/JP18 for AVDD/DVDD voltage selection, JP14 for LVDS/CMOS output format) and power rail settings are adjusted per device requirements-such as 3.3 V vs. 1.8 V digital supply-making the ADS62P15EVM adaptable across speed grades and supply architectures within this family.
How is clock generation implemented on the ADS62P15EVM?
The ADS62P15EVM offers two clocking modes: (1) Direct external injection via SMA connector J19 (1.5 VPP, 50 Ω, sinusoidal or square wave), converted to differential AC-coupled input by an ADT4-1WT transformer; or (2) Onboard generation using a 983.04 MHz VCXO (not populated by default) and a factory-configured CDCE72010 clock buffer programmed for divide-by-4, yielding a 245.76 MHz LVCMOS output filtered through an unpopulated 245.76 MHz crystal filter. Selection is controlled by jumpers J18, SJP4, SJP7, and SJP6 per Table 7 in SLAU237A.
What power supply options does the ADS62P15EVM provide, and how are they selected?
The ADS62P15EVM supports three power configurations via jumper banks: Option 1 uses the TPS5420D buck regulator (6–36 V input at J10) cascaded with the TPS79501 LDO for ultra-low-noise 5 V AVDD and TPS79633 LDOs for 3.3 V DVDD; Option 2 uses only TPS79633/TPS79601 LDOs (5.1–5.5 V input) for minimal ripple; Option 3 isolates AVDD and DVDD supplies for precise current consumption measurement. Selection is made via JP16, JP17, JP19, JP15, and JP18 per Tables 2 and 3 in SLAU237A. The ADS62P15EVM ships with Option 2 as default.
Can the ADS62P15EVM be controlled via SPI, and what is required to enable it?
Yes, the ADS62P15EVM supports SPI register control of the ADS62P15 ADC, but it requires hardware reconfiguration: JP11 must be removed (disabling parallel-mode reset), and JP9 (SDATA), JP10 (SEN), JP8 (SCLK), JP5–JP7 (CTRL1–3) must be set per SPI protocol requirements. The TI ADC SPI Control Software (documented in Section 3 of SLAU237A) then communicates via USB-connected host PC. This mode replaces jumper-based static configuration with dynamic register writes-enabling real-time gain, offset, and mode adjustments not possible in default parallel-mode operation of the ADS62P15EVM.
ADS62P15EVM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Packaging:
- Box
- Product Status:
- Obsolete
- Number of A/D Converters:
- 2
- Number of Bits:
- 11
- Sampling Rate (Per Second):
- 125M
- Data Interface:
- Serial, Parallel
- Input Range:
- 2Vpp
- Power (Typ) @ Conditions:
- 1.22W @ 125MSPS
- Utilized IC / Part:
- ADS62P15
- Contents:
- Board(s)
ADS62P15EVM FAQ
1.How can I place an order for ADS62P15EVM through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS62P15EVM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS62P15EVM reliable?
The price and inventory of ADS62P15EVM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS62P15EVM is usually 5 days.
3.What payment methods are accepted for ADS62P15EVM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS62P15EVM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS62P15EVM?
ADS62P15EVM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS62P15EVM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS62P15EVM?
For technical support, including ADS62P15EVM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS62P15EVM requirements.
6.How does Aetrix verify that ADS62P15EVM is sourced from the original manufacturer or authorized distributors?
All ADS62P15EVM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS62P15EVM meets industry standards.
7.What is the process for return or replacement of ADS62P15EVM?
All ADS62P15EVM units undergo pre-shipment inspection (PSI). If there is an issue with ADS62P15EVM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS62P15EVM part is unused and in its original packaging.
Return procedure for ADS62P15EVM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS62P15EVM Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
