My Inquiry
My Account
Texas Instruments ADS62P28IRGCR
- Part No.:
- ADS62P28IRGCR
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
ADS62P28IRGCR.pdf
- Description:
- IC ADC 12BIT PIPELINED 64VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,647
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS62P28IRGCR from Texas Instruments is a dual-channel, 12-bit, 210-MSPS analog-to-digital converter with DDR LVDS and parallel CMOS digital outputs, internal/external reference support, and programmable gain up to 6 dB. It operates over –40°C to +85°C and targets wideband communications infrastructure requiring high dynamic range at low power.
For engineers reviewing the ADS62P28IRGCR datasheet, ADS62P28IRGCR pinout, ADS62P28IRGCR application, or ADS62P28IRGCR equivalent, this page delivers verified specifications, package mapping, functional alternatives, and design-critical timing and interface behavior - all confirmed for the exact ADS62P28IRGCR variant in QFN-64 (RGC) packaging.
Technical Context
The ADS62P28IRGCR implements two independent 12-bit SAR-based ADC cores with sample-and-hold front-ends, each supporting differential analog inputs up to 500 MHz (2 VPP) or 800 MHz (1 VPP). Its dual-output architecture allows simultaneous DDR LVDS (up to 210 MSPS) or parallel CMOS (up to 210 MSPS) data transmission with configurable output format (2's complement or offset binary).
It integrates a DC offset correction loop, supports clock amplitudes as low as 400 mVPP, and features programmable gain (0 dB or 6 dB) to optimize SFDR/SINAD trade-offs. Internal reference eliminates external decoupling capacitors, though external reference mode remains fully supported via dedicated pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 11.1 effective bits (ENOB) at 170 MHz input with 6 dB gain, enabling precise digitization of wideband RF signals. |
| Max Sampling Rate | 210 MSPS - supports Nyquist sampling of IF signals up to 105 MHz in real-sampling architectures. |
| SFDR @ 170 MHz | 77 dBc (6 dB gain) - suppresses spurious tones critical for multi-carrier GSM/LTE base station receivers. |
| SINAD @ 170 MHz | 68.7 dBFS (0 dB gain) - ensures >70 dB SNR-equivalent performance for high-fidelity signal capture. |
| Total Power | 0.92 W at 210 MSPS - balances speed and thermal budget in dense FPGA-ADC interface designs. |
| Input Bandwidth | 700 MHz (25 Ω source) - preserves transient fidelity for fast-rising pulse and radar waveforms. |
| Digital Interface | DDR LVDS or parallel CMOS - LVDS reduces EMI and routing complexity; CMOS enables direct FPGA connection without termination. |
Pinout & Package
ADS62P28IRGCR is housed in a 64-pin QFN package (RGC), 9 mm × 9 mm, with exposed thermal pad. Pin functions are validated per TI SLAS635B Rev. January 2011.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA_P / INA_M INB_P / INB_M |
Differential analog inputs (Channel A/B) | Accepts 2 VPP full-scale differential signals; common-mode voltage fixed at 1.5 V in internal reference mode. |
| CLKP / CLKM | Differential input clock | Supports 1–210 MSPS; minimum amplitude 400 mVPP; enables low-jitter sampling with <145 fs RMS aperture jitter. |
| DA0_P/M to DA13_P/M DB0_P/M to DB13_P/M |
DDR LVDS data outputs (A/B channels) | Double-data-rate serialization reduces pin count; 275–425 mV differential swing into 100 Ω load. |
| DA0–DA13 / DB0–DB13 | Parallel CMOS data outputs (A/B channels) | 14-bit wide per channel; 1.8 V logic compatible; supports 210 MSPS with 1.7–2.7 ns data valid window. |
| SEN / SCLK / CTRL1–3 | Configuration control interface | Parallel-mode pins set reference source, output format, and power modes; no serial programming required for basic operation. |
| AVDD / DRVDD / AGND / DRGND | Separate analog/digital supplies | AVDD = 3.15–3.6 V (3.3 V typical); DRVDD = 1.7–1.9 V (1.8 V typical); independent grounds minimize supply coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable gain (0 dB / 6 dB) | Improves SFDR by up to 7 dB at 170 MHz input, enabling higher dynamic range for small-signal detection without clipping. |
| DC offset correction loop | Reduces channel-specific offset error to ±2 mV, eliminating need for external calibration in time-interleaved or I/Q systems. |
| 90 dB cross-talk suppression | Prevents inter-channel interference in dual-path receivers, preserving isolation between independent signal chains. |
| Internal reference with no external caps | Removes four decoupling capacitors per channel, reducing BOM count and PCB area while maintaining 1.5 V ±0.05 V VCM stability. |
| Low-speed mode enable | Extends operational range down to 1 MSPS via register bit, supporting flexible sampling for diagnostic or monitoring functions. |
Applications
| Wireless Base Station Receiver | Software-Defined Radio (SDR) Front-End |
|---|---|
|
Use Scenario: Digitizing dual IF paths (e.g., 70 MHz and 140 MHz) in LTE macrocell BTS with 20+ MHz instantaneous bandwidth. IC Role / Device Role / Timing Role: Dual-channel ADC capturing synchronized I/Q samples; 210 MSPS rate supports 100 MHz real IF bandwidth with oversampling margin. Use Value: 77 dBc SFDR at 170 MHz prevents adjacent-channel interference; DDR LVDS interface eases FPGA routing versus 28-bit CMOS bus. |
Use Scenario: Reconfigurable RF front-end in military SDR platform requiring agile sampling rates from 1 to 210 MSPS across L/S/C bands. IC Role / Device Role / Timing Role: High-speed digitizer with programmable gain and low-speed mode; supports rapid re-tuning without hardware change. Use Value: 6 dB gain option improves weak-signal resolution; internal reference eliminates external component drift in field-deployed units. |
| Radar Signal Acquisition | Test & Measurement Equipment |
|
Use Scenario: Capturing pulsed radar returns (X-band, 8–12 GHz downconverted to 100–500 MHz IF) with nanosecond timing precision. IC Role / Device Role / Timing Role: Wideband ADC with 700 MHz analog input bandwidth and <145 fs RMS aperture jitter for accurate pulse edge reconstruction. Use Value: 11.1 ENOB at 170 MHz ensures sub-degree phase accuracy in beamforming arrays; dual-channel sync enables TDOA measurement. |
Use Scenario: High-fidelity oscilloscope or spectrum analyzer digitizer requiring low distortion and repeatable DC accuracy across temperature. IC Role / Device Role / Timing Role: Precision dual ADC with ±2 mV offset error and 0.02 mV/°C tempco, enabling one-time factory calibration. Use Value: 90 dB cross-talk isolates reference and test channels; 0.92 W total power simplifies thermal management in compact benchtop enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS62P29IRGCR | Same 12-bit, 250-MSPS architecture but rated for higher max sampling rate; identical pinout, package, and register map. | Used where full 250 MSPS capability is required (e.g., direct RF sampling above 125 MHz IF), with commensurate power increase (+80 mW). | Select ADS62P29IRGCR only if system clock exceeds 210 MSPS; otherwise ADS62P28IRGCR offers optimal power/performance balance. |
| ADS62C17IRGCR | 11-bit, 200-MSPS variant in same RGC package; lower power (0.75 W), reduced SFDR (72 dBc @ 170 MHz), no programmable gain. | Targeted at cost-sensitive, lower-dynamic-range applications like broadband monitoring or legacy wireless standards. | Choose ADS62C17IRGCR when 12-bit resolution and 6 dB gain are unnecessary; not suitable for LTE-Advanced or phased-array radar. |
Compared with ADS62P29IRGCR and ADS62C17IRGCR, the ADS62P28IRGCR uniquely delivers 210 MSPS sampling at 0.92 W with 6 dB programmable gain - making it the optimal choice for thermally constrained, wideband IF digitization where 250 MSPS is over-spec and 11-bit resolution is insufficient.
Availability
ADS62P28IRGCR is available at Aetrix Electronics and suitable for wireless infrastructure, defense radar, and automated test equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for ADS62P28IRGCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-speed data conversion and signal chain solutions.
The ADS62Px8/Px9 family was designed specifically for multi-carrier, wideband communications infrastructure - delivering high dynamic performance, low power, and flexible interface options in compact QFN packaging.
FAQ
What is the maximum analog input frequency supported by ADS62P28IRGCR?
The ADS62P28IRGCR supports analog input frequencies up to 500 MHz with a 2 VPP differential input amplitude, and up to 800 MHz with a 1 VPP amplitude - verified under recommended operating conditions with 25 Ω source impedance and 700 MHz analog input bandwidth.
Does ADS62P28IRGCR require external reference components?
No. The ADS62P28IRGCR includes an internal reference that eliminates the need for external decoupling capacitors. However, it also supports external reference mode via dedicated pins, allowing system-level reference sharing or ultra-low-noise sources when required.
Can ADS62P28IRGCR operate with both LVDS and CMOS outputs simultaneously?
No. The ADS62P28IRGCR supports either DDR LVDS or parallel CMOS digital output - selected at power-up via the SEN pin configuration. Both interfaces are mutually exclusive; simultaneous use is not supported by the device architecture or timing specification.
What is the ADC latency of ADS62P28IRGCR in DDR LVDS mode?
The ADS62P28IRGCR has a fixed ADC latency of 22 clock cycles in DDR LVDS mode, as defined in the timing diagram (Figure 5). This value is constant across sampling rates and does not vary with gain setting, reference mode, or output format selection.
Is ADS62P28IRGCR pin-compatible with ADS62P48IRGCR?
Yes. ADS62P28IRGCR and ADS62P48IRGCR share identical QFN-64 (RGC) packaging, pinout, footprint, and power sequencing requirements. They differ only in resolution (12-bit vs. 14-bit) and maximum sampling rate (210 MSPS vs. 250 MSPS), enabling drop-in replacement where resolution headroom permits.
ADS62P28IRGCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 210M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.15V ~ 3.6V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 64-VQFN (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS62P28IRGCR FAQ
1.How can I place an order for ADS62P28IRGCR through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS62P28IRGCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS62P28IRGCR reliable?
The price and inventory of ADS62P28IRGCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS62P28IRGCR is usually 5 days.
3.What payment methods are accepted for ADS62P28IRGCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS62P28IRGCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS62P28IRGCR?
ADS62P28IRGCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS62P28IRGCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS62P28IRGCR?
For technical support, including ADS62P28IRGCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS62P28IRGCR requirements.
6.How does Aetrix verify that ADS62P28IRGCR is sourced from the original manufacturer or authorized distributors?
All ADS62P28IRGCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS62P28IRGCR meets industry standards.
7.What is the process for return or replacement of ADS62P28IRGCR?
All ADS62P28IRGCR units undergo pre-shipment inspection (PSI). If there is an issue with ADS62P28IRGCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS62P28IRGCR part is unused and in its original packaging.
Return procedure for ADS62P28IRGCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS62P28IRGCR Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
