My Inquiry
My Account
Texas Instruments ADS7945SRTET
- Part No.:
- ADS7945SRTET
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
ADS7945SRTET.pdf
- Description:
- IC ADC 14BIT SAR 16WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:486
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS7945SRTET from Texas Instruments is a 14-bit, 2 MSPS dual-channel differential successive approximation register (SAR) analog-to-digital converter with SPI interface, integrated input multiplexer and sample-and-hold, operating from 2.7 V to 5.25 V AVDD and supporting ±5 V differential full-scale input range. It delivers 84 dB SNR, 1.5 LSB max INL, and 11.6 mW power at full speed, targeting high-precision data acquisition in optical networking and medical instrumentation.
For engineers reviewing the ADS7945SRTET datasheet, ADS7945SRTET pinout, ADS7945SRTET application, or ADS7945SRTET equivalent, this page provides verified technical context, QFN-16 package mapping, differential input channel configuration, low-power operation modes, and validated alternative options for industrial signal chain design.
Technical Context
The ADS7945SRTET implements a true differential input architecture with two independent analog channels (AIN0P/AIN0N and AIN1P/AIN1N), each selectable via CH SEL pin, and uses a 16-clock SPI frame for deterministic 2 MSPS throughput. Its SAR core includes inherent sample-and-hold, enabling precise acquisition with 80 ns acquisition time and 10 ps aperture jitter.
It supports external reference (2.5 V to AVDD) and internal reference decoupling via REFGND, operates across –40°C to +125°C, and features PDEN-controlled power-down with 1 µs wake-up. Digital I/O runs down to 1.65 V DVDD, ensuring compatibility with low-voltage microcontrollers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit - delivers 16,384 discrete output codes for high-fidelity signal digitization |
| Sample Rate | 2 MSPS - enables real-time capture of signals up to 15 MHz bandwidth (–3 dB) |
| SNR | 84 dB (typ @ 20 kHz) - ensures >13.6 effective number of bits (ENOB) in noise-sensitive applications |
| INL | ±1.5 LSB (max) - guarantees monotonicity and <0.023% full-scale linearity error |
| Power Consumption | 11.6 mW @ 2 MSPS - reduces thermal load and extends battery life in portable systems |
| Analog Supply Range | 2.7 V to 5.25 V AVDD - supports ±5 V differential input span without external level-shifting |
| Digital Supply Range | 1.65 V to AVDD DVDD - interoperates with 1.8 V, 3.3 V, and 5 V logic families |
Pinout & Package
ADS7945SRTET is housed in a 3 mm × 3 mm, 16-pin QFN package (RTE) with exposed thermal pad. Pin 1 is located at top-left per standard QFN orientation; pins 9 and 10 are NC and must be externally shorted to GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Analog/digital ground reference | Common return for all analog and digital signals; requires low-impedance connection to system ground plane |
| AVDD (Pin 2) | Analog power supply | Supplies SAR ADC core and analog front-end; must be decoupled locally with 100 nF ceramic capacitor |
| REF (Pin 3) | Positive reference input | Accepts external reference voltage (2.5 V to AVDD); sets full-scale differential input range |
| REFGND (Pin 4) | Reference return | Must be shorted to analog ground plane-separate from digital ground to minimize reference noise |
| AIN0P / AIN0N (Pins 5/6) | Differential input channel 0 | High-impedance inputs for true differential signal acquisition; common-mode range = VREF/2 ± 0.2 V |
| AIN1N / AIN1P (Pins 7/8) | Differential input channel 1 | Independent second differential pair; selected by CH SEL pin; shares same reference and supply domains |
| CH SEL (Pin 11) | Channel select control | Logic-level input (low = channel 0, high = channel 1); timing-critical-must settle before CS falling edge |
| PDEN (Pin 12) | Power-down enable | Active-high signal; asserts power-down state on next CS rising edge, reducing AVDD current to 2.5 µA |
| CS (Pin 13) | Chip select | Active-low SPI frame initiator; controls data output enable and conversion start timing |
| SCLK (Pin 14) | SPI clock input | Accepts up to 40 MHz clock; defines 16-clock frame duration for deterministic 2 MSPS sampling |
| SDO (Pin 15) | SPI data output | CMOS-compatible serial output (MSB-first); tri-states when CS is high |
| DVDD (Pin 16) | Digital I/O supply | Powers SPI interface only; independent of AVDD, enabling mixed-voltage system interfacing |
Key Features
| Feature | Design Value |
|---|---|
| Dual differential input channels with hardware channel select | Enables synchronized sampling of two independent sensor signals (e.g., current/voltage in motor control) without external MUX or timing coordination |
| 16-clock SPI interface with deterministic timing | Eliminates variable latency issues found in FIFO-based converters-critical for closed-loop control and time-triggered systems |
| Ultra-low power with auto power-down | Reduces AVDD current from 4–5 mA at 2 MSPS to 2.5 µA in power-down, enabling duty-cycled sensing in battery-powered equipment |
| –40°C to +125°C extended temperature rating | Validated performance across automotive under-hood and industrial process environments without derating or external compensation |
| Integrated sample-and-hold with 10 ps aperture jitter | Preserves signal integrity for high-frequency inputs up to 15 MHz, minimizing sampling uncertainty in undersampling applications |
Applications
| Optical Networking Monitoring | Medical ECG Signal Acquisition |
|---|---|
Use Scenario: Real-time monitoring of laser diode bias current and photodiode feedback voltage in DWDM transceivers. IC Role / Device Role / Timing Role: Dual-channel simultaneous sampling of current-sense and voltage-monitoring nodes for closed-loop power stabilization. Use Value: 2 MSPS rate captures transient events during wavelength switching; 84 dB SNR ensures accurate detection of sub-mV physiological artifacts. |
Use Scenario: High-fidelity digitization of differential lead-II and lead-III ECG signals in portable diagnostic devices. IC Role / Device Role / Timing Role: Precision SAR ADC with true differential inputs rejecting common-mode interference from 50/60 Hz mains coupling. Use Value: ±1.5 LSB INL preserves ST-segment morphology; 14-bit resolution resolves microvolt-level cardiac potentials without interpolation. |
| Battery-Powered Test Equipment | Industrial Data Acquisition Systems |
Use Scenario: Handheld multimeter or oscilloscope probe interface requiring low self-heating and long battery life. IC Role / Device Role / Timing Role: Low-power ADC core with dynamic power scaling-operates at 100 kSPS (1.4 mW) during standby and ramps to 2 MSPS on trigger. Use Value: 1.4 mW at 100 kSPS extends AA-battery runtime beyond 200 hours; QFN-16 footprint minimizes PCB area in compact enclosures. |
Use Scenario: Modular DAQ module for PLC backplanes or distributed I/O systems measuring strain gauges and RTDs. IC Role / Device Role / Timing Role: Dual-channel front-end for synchronous multi-sensor acquisition, interfaced to ARM Cortex-M7 via SPI DMA. Use Value: 3 mm × 3 mm QFN package allows dense channel packing; –40°C to +125°C rating ensures reliability in unconditioned factory floors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7946SRTET | 14-bit, single-ended input (AIN0/AIN0GND, AIN1/AIN1GND); identical pinout, timing, and power specs | Requires single-ended sensors or op-amp buffering; lower CMRR than ADS7945SRTET in noisy environments | Select when interfacing to grounded-output transducers or legacy single-ended signal chains where differential layout is impractical |
| AD7980BRMZ | 16-bit, 1 MSPS, single-channel, pseudo-differential input; LFCSP-10 package; no CH SEL or PDEN | Lacks dual-channel capability and hardware channel switching; higher resolution but half the throughput | Choose for ultra-high-precision single-signal measurement where channel count and power-down are secondary to ENOB |
Compared with ADS7946SRTET, ADS7945SRTET provides superior noise immunity in electrically harsh settings due to its native differential topology; versus AD7980BRMZ, it trades 2 bits of resolution for double the sample rate and dual-channel flexibility in the same thermal footprint.
Availability
ADS7945SRTET is available at Aetrix Electronics and suitable for optical networking monitoring, medical ECG signal acquisition, and battery-powered test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ADS7945SRTET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in precision signal chain components.
The ADS7945SRTET belongs to TI's high-speed precision SAR ADC product line, engineered for applications demanding simultaneous multi-channel acquisition, low power, and robust operation in extreme industrial and medical environments.
FAQ
What is the maximum input frequency supported by the ADS7945SRTET?
The ADS7945SRTET has a full-power bandwidth of 15 MHz (–3 dB point), meaning it can accurately digitize input signals up to that frequency while maintaining specified SNR and THD performance. This makes it suitable for undersampling applications such as IF digitization in optical receivers, provided the Nyquist criterion is met relative to the 2 MSPS sample rate.
Does the ADS7945SRTET require an external reference voltage?
Yes, the ADS7945SRTET requires an external reference voltage applied to the REF pin, ranging from 2.5 V to AVDD. The device does not include an internal reference; REFGND must be shorted to the analog ground plane, and REF should be decoupled with a local 100 nF capacitor to ensure stable full-scale accuracy and low-noise operation.
How does the CH SEL pin function in the ADS7945SRTET?
The CH SEL pin selects between the two differential input channels: logic low configures the ADC to sample AIN0P/AIN0N, and logic high selects AIN1P/AIN1N. To ensure proper multiplexer settling, TI specifies that CH SEL must be stable for at least half an SCLK cycle after the CS falling edge and before conversion begins.
Can the ADS7945SRTET operate with a 1.8 V digital supply?
Yes, the ADS7945SRTET supports DVDD from 1.65 V to AVDD, including 1.8 V operation. At 1.8 V DVDD, timing parameters such as tD1 (CS low to first data) and tSU1 (CS low to SCLK rising edge) are guaranteed at 3.5 ns minimum, enabling reliable interface with modern low-voltage microcontrollers and FPGAs without level shifters.
What is the power-up time from power-down mode for the ADS7945SRTET?
The ADS7945SRTET achieves full operational readiness in 1 µs after the PDEN pin is asserted high and the next CS rising edge occurs. During this interval, internal bias circuits stabilize and the sample-and-hold amplifier settles-ensuring no missing codes or gain errors in the first conversion following wake-up.
ADS7945SRTET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 1.65V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-WQFN (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS7945SRTET FAQ
1.How can I place an order for ADS7945SRTET through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS7945SRTET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS7945SRTET reliable?
The price and inventory of ADS7945SRTET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS7945SRTET is usually 5 days.
3.What payment methods are accepted for ADS7945SRTET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS7945SRTET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS7945SRTET?
ADS7945SRTET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS7945SRTET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS7945SRTET?
For technical support, including ADS7945SRTET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS7945SRTET requirements.
6.How does Aetrix verify that ADS7945SRTET is sourced from the original manufacturer or authorized distributors?
All ADS7945SRTET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS7945SRTET meets industry standards.
7.What is the process for return or replacement of ADS7945SRTET?
All ADS7945SRTET units undergo pre-shipment inspection (PSI). If there is an issue with ADS7945SRTET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS7945SRTET part is unused and in its original packaging.
Return procedure for ADS7945SRTET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS7945SRTET Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
