Texas Instruments ADS7948SRTET
- Part No.:
- ADS7948SRTET
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
ADS7948SRTET.pdf
- Description:
- IC ADC 10BIT SAR 16WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:267
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS7948SRTET from Texas Instruments is a 10-bit, 2.57 MSPS pseudo-differential successive approximation register (SAR) analog-to-digital converter with integrated 2-channel analog multiplexer, SPI interface, and ultra-low power operation (7.5 mW at full speed). It supports 2.7–5.5 V analog and 1.65–AVDD digital supply ranges, operates from –40°C to +125°C, and targets high-throughput, battery-sensitive data acquisition in compact systems.
For engineers reviewing the ADS7948SRTET datasheet, ADS7948SRTET pinout, ADS7948SRTET application, or ADS7948SRTET equivalent, key selection criteria include its 10-bit resolution with ±0.15 LSB INL, 2.57 MSPS throughput using short-frame SPI timing, 3-mm × 3-mm WQFN-16 package, and dual-channel pseudo-differential input architecture for space-constrained industrial and medical signal chains.
Technical Context
The ADS7948SRTET implements a low-power SAR ADC core with on-chip sample-and-hold and a 2:1 analog multiplexer selecting between AIN0P/AIN0N and AIN1P/AIN1N inputs. Its conversion time is fixed at 10.5 SCLK cycles in short-frame mode, enabling 2.57 MSPS operation with a 34-MHz SCLK.
It uses a CMOS-compatible SPI interface with CS, SCLK, and SDO signals, supports automatic power-down via PDEN, and features independent analog (AVDD, REFGND) and digital (DVDD) supplies - allowing mixed-voltage system interfacing down to 1.65 V logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit - delivers 1,024 discrete output codes with no missing codes guaranteed. |
| Max Sample Rate | 2.57 MSPS - achieved using 10.5-clock short frame with 34-MHz SCLK, enabling real-time sampling of ≤1.285 MHz baseband signals. |
| INL | ±0.15 LSB max - ensures monotonicity and <0.015% full-scale linearity error over temperature and supply range. |
| SNR | 61 dB min - supports effective resolution of ~9.8 bits for clean signal digitization in noisy environments. |
| Power @ 2 MSPS | 7.5 mW total - split as ~2.5 mA AVDD current at 3.3 V and ~500 µA DVDD current, enabling battery-powered 2-kSPS+ operation. |
| Supply Range | Analog: 2.7–5.5 V; Digital: 1.65–AVDD - allows direct interfacing with 1.8-V or 3.3-V microcontrollers without level shifters. |
| Operating Temp | –40°C to +125°C - fully specified for under-hood automotive, industrial motor control, and downhole instrumentation. |
Pinout & Package
The ADS7948SRTET is housed in a 3-mm × 3-mm, 16-pin WQFN package with wettable flanks and exposed thermal pad (RTE suffix). Pin 1 is marked by a dot; pins 9 and 10 are NC and must be externally shorted to GND per TI recommendation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Analog/digital ground reference | Single-point return for all analog and digital signals; requires low-impedance connection to system ground plane. |
| AVDD (Pin 2) | Analog power supply | Supplies ADC core and input mux; decoupling to REFGND is mandatory for SNR performance. |
| REF (Pin 3) | Positive reference input | Accepts external 2.5–AVDD V reference; determines full-scale input span (AINxP – AINxN). |
| REFGND (Pin 4) | Reference return | Must be shorted to analog ground plane - not tied to main GND directly - to minimize reference noise coupling. |
| AIN0P / AIN0N (Pins 5–6) | Channel 0 pseudo-differential inputs | AIN0N accepts ±0.2 V swing; can be grounded to configure channel 0 as unipolar single-ended input. |
| AIN1N / AIN1P (Pins 7–8) | Channel 1 pseudo-differential inputs | Same electrical behavior as channel 0; enables time-multiplexed dual-sensor acquisition without external mux. |
| CH SEL (Pin 11) | Input channel select | Static logic control: low = AIN0, high = AIN1; must be stable ≥½ SCLK after CS falling edge for valid settling. |
| PDEN (Pin 12) | Power-down enable | High at CS rising edge activates auto power-down; reduces AVDD current to 2.5 µA static in sleep mode. |
| CS (Pin 13) | Chip-select input | Active-low SPI frame delimiter; initiates conversion and controls SDO output enable timing. |
| SCLK (Pin 14) | SPI clock input | Accepts 0.4–40 MHz clock; timing-critical for conversion start, data capture, and power-down synchronization. |
| SDO (Pin 15) | SPI serial data output | MSB-first, 16-bit frame (10-bit data + 6-bit padding); tri-states when CS is high. |
| DVDD (Pin 16) | Digital I/O supply | Powers SPI interface only; independent of AVDD, enabling 1.65–3.3 V logic compatibility with host controllers. |
Key Features
| Feature | Design Value |
|---|---|
| Pseudo-differential dual-input mux | Reduces external component count by integrating two independently selectable analog input paths with shared ADC core. |
| Short-frame SPI timing | 10.5-SCLK conversion enables 2.57 MSPS throughput without increasing SCLK frequency beyond 34 MHz. |
| Auto power-down on idle | Reduces AVDD current from 2.5 mA to 2.5 µA when CS rises with PDEN high - cuts standby power by 1000×. |
| Extended temperature grade | Guaranteed 10-bit performance across –40°C to +125°C, eliminating derating concerns in harsh environments. |
| Low-noise reference path | Dedicated REFGND pin and separate REF input minimize ground bounce and improve DC accuracy vs. internal reference ICs. |
Applications
| Industrial Motor Control | Portable Medical Sensors |
|---|---|
Use Scenario: Real-time current and voltage sensing in BLDC inverter gate drivers for field-oriented control loops. IC Role / Device Role / Timing Role: Dual-channel ADC digitizes phase current (AIN0) and DC bus voltage (AIN1) with synchronized 2.57 MSPS sampling to support 20-kHz PWM update rates. Use Value: 10-bit resolution and ±0.15 LSB INL ensure accurate torque estimation; 7.5-mW power enables integration into thermally constrained gate driver PCBs. | Use Scenario: Battery-powered ECG front-end acquiring lead-I and lead-II differential signals simultaneously. IC Role / Device Role / Timing Role: Pseudo-differential inputs reject common-mode noise from patient coupling; CH SEL toggles between leads with sub-ns aperture jitter for beat-to-beat timing fidelity. Use Value: 61-dB SNR preserves QRS complex morphology; 0.16-mW power-down mode extends AA-battery life to >12 months in intermittent monitoring mode. |
| Optical Transceiver Monitoring | Automotive Cabin Air Quality Sensor |
Use Scenario: Monitoring laser bias current and photodiode feedback in SFP+ optical modules operating at 10 Gbps. IC Role / Device Role / Timing Role: High-speed ADC captures transient fault events (e.g., TEC overcurrent) with 80-ns acquisition time and 5-ns aperture delay. Use Value: 2.57 MSPS throughput captures >1-MHz disturbance spectra; 15-MHz full-power bandwidth supports fast closed-loop compensation. | Use Scenario: Compact NDIR CO₂ sensor module requiring simultaneous temperature, pressure, and IR detector signal acquisition. IC Role / Device Role / Timing Role: Single ADS7948SRTET replaces three discrete ADCs - AIN0 reads thermistor, AIN1 reads pressure transducer, reducing BOM and layout area. Use Value: WQFN-16 footprint (9 mm²) fits inside 12-mm sensor housing; –40°C to +125°C rating covers cold-soak to dashboard sun-load extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 10-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7947SRTET | 12-bit resolution, 2.1 MSPS max, same pinout and package | Higher precision required for calibration-critical systems (e.g., precision weigh scales) | Select when 12-bit ENOB and <±0.3 LSB INL justify higher cost and slightly lower throughput. |
| ADS7949SRTET | 8-bit resolution, 3 MSPS max, identical footprint and interface | Ultra-high-speed, lower-accuracy use cases (e.g., RF envelope detection) | Choose when >2.57 MSPS sampling is mandatory and 8-bit quantization suffices for signal envelope tracking. |
Compared with ADS7947SRTET and ADS7949SRTET, the ADS7948SRTET uniquely balances 10-bit precision, 2.57 MSPS throughput, and ultra-low 7.5-mW active power - making it optimal for cost-sensitive, thermally constrained, dual-channel data acquisition where 12-bit overspecification is unnecessary and 8-bit resolution is insufficient.
Availability
ADS7948SRTET is available at Aetrix Electronics and suitable for industrial motor control, portable medical sensors, optical transceiver monitoring, and automotive cabin air quality sensing requiring stable component supply across extended temperature and long product lifecycles.
Supply support for ADS7948SRTET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in precision signal chain solutions.
The ADS794x family was designed for ultra-low-power, high-throughput data acquisition in space- and energy-constrained systems - emphasizing pin-compatible resolution scaling, wide supply flexibility, and robust operation from –40°C to +125°C.
FAQ
What is the maximum sample rate achievable with the ADS7948SRTET?
The ADS7948SRTET achieves a maximum sample rate of 2.57 MSPS when operated with a 34-MHz SCLK and a short 10.5-clock data frame. This exceeds the base 2-MSPS rate of the standard 16-clock frame and is validated across the full –40°C to +125°C temperature range. The ADS7948SRTET maintains full 10-bit performance and ±0.15 LSB INL at this speed.
Does the ADS7948SRTET support true differential input mode?
No, the ADS7948SRTET supports pseudo-differential input only: each channel uses one dedicated positive input (AIN0P or AIN1P) and one shared negative input (AIN0N or AIN1N) that accepts a limited ±0.2 V swing and may be grounded. It does not support fully differential signaling with complementary inputs. The ADS7948SRTET is optimized for unipolar or pseudo-differential sensor interfaces, not balanced analog transmission lines.
How does the power-down feature work on the ADS7948SRTET?
The ADS7948SRTET enters power-down mode when PDEN is high at the rising edge of CS. In this state, AVDD current drops to 2.5 µA (static) or 550 µA (dynamic with SCLK active), reducing total power from 7.5 mW to <1 µW. Power-up time is 1 µs, enabling rapid wake-up for burst-mode acquisition. This behavior is documented in the ADS7948SRTET Electrical Characteristics table under "Power-down state".
Can the ADS7948SRTET operate with a 1.8-V digital supply?
Yes, the ADS7948SRTET supports DVDD from 1.65 V to AVDD, including 1.8 V operation. Logic thresholds scale with DVDD (VIH = 0.7×DVDD, VIL = 0.3×DVDD), and SPI timing parameters (e.g., tSU1, tWH) are specified down to 1.65 V. The ADS7948SRTET maintains full 10-bit performance and 2.57 MSPS throughput at 1.8-V DVDD when paired with compatible 1.8-V microcontrollers.
What is the purpose of the REFGND pin on the ADS7948SRTET?
The REFGND pin on the ADS7948SRTET provides a dedicated low-noise return path for the external reference voltage applied to the REF pin. It must be shorted to the analog ground plane - not the main system GND - to prevent digital switching noise from modulating the reference and degrading DC accuracy. This separate return is critical to achieving the ADS7948SRTET's ±0.15 LSB INL and 61-dB SNR specifications.
ADS7948SRTET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- 2
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 1.65V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-WQFN (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS7948SRTET FAQ
1.How can I place an order for ADS7948SRTET through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS7948SRTET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS7948SRTET reliable?
The price and inventory of ADS7948SRTET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS7948SRTET is usually 5 days.
3.What payment methods are accepted for ADS7948SRTET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS7948SRTET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS7948SRTET?
ADS7948SRTET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS7948SRTET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS7948SRTET?
For technical support, including ADS7948SRTET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS7948SRTET requirements.
6.How does Aetrix verify that ADS7948SRTET is sourced from the original manufacturer or authorized distributors?
All ADS7948SRTET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS7948SRTET meets industry standards.
7.What is the process for return or replacement of ADS7948SRTET?
All ADS7948SRTET units undergo pre-shipment inspection (PSI). If there is an issue with ADS7948SRTET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS7948SRTET part is unused and in its original packaging.
Return procedure for ADS7948SRTET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS7948SRTET Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
