Texas Instruments ADS801U
- Part No.:
- ADS801U
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ADS801U.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,676
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS801U from Texas Instruments is a monolithic 12-bit, 25MHz pipeline analog-to-digital converter with internal reference, wideband track-and-hold (65MHz full-power bandwidth), single +5V supply operation, and guaranteed no missing codes - deployed in high-speed imaging, video digitizing, and IF/baseband telecommunications systems.
For engineers reviewing the ADS801U datasheet, ADS801U pinout, ADS801U application, or ADS801U equivalent, this page delivers verified technical context, real-world design meaning of key specs, SO-28 package layout, functional alternatives for sampling rate and resolution trade-offs, and supply-chain support for industrial and instrumentation BOMs.
Technical Context
The ADS801U implements an 11-stage pipelined architecture with 2-bit quantizers per stage and digital error correction to ensure 12-bit differential linearity and eliminate missing codes across –40°C to +85°C. Its fully differential track-and-hold accepts either single-ended or differential inputs referenced to +2.25V common-mode voltage.
Conversion is clocked by a 50% duty-cycle CMOS signal; data latency is fixed at 6.5 clock cycles. Output coding is selectable between Straight Offset Binary (SOB) and Binary Two's Complement (BTC) via MSBI pin, with three-state CMOS outputs enabled/disabled by OE pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12 bits - guarantees minimum 1 LSB step size for precision amplitude quantization in video and instrumentation signals. |
| Sampling Rate | 25 MHz - supports Nyquist sampling of up to 12.5 MHz baseband signals without aliasing in telecom and CCD applications. |
| Analog Input Bandwidth | 65 MHz (full-power) - enables accurate digitization of fast-rising video edges and IF signals without amplitude roll-off. |
| SNR @ 500 kHz | 64 dB (typ) - provides >10-bit effective resolution for low-noise spectral analysis in test equipment. |
| Spurious-Free Dynamic Range | 77 dBFS @ 500 kHz - suppresses harmonics and intermodulation products critical for clean RF/IF digitization. |
| Power Consumption | 270 mW @ +25°C - enables thermal management in dense PCB layouts for embedded imaging modules. |
| Supply Voltage | +4.75 V to +5.25 V - compatible with standard 5V logic rails and tolerant of typical board-level regulation variance. |
Pinout & Package
ADS801U is housed in a 28-pin SOIC (SO-28) package with exposed pad not present; thermal resistance θJA = 75°C/W. Pin assignments are validated per TI SBAS036B datasheet Rev FEBRUARY 2005.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 14, 25, 28 | GND | Analog/digital ground return paths - must connect directly to analog ground plane to minimize noise coupling into T/H and quantizer stages. |
| 2–13 | B1–B12 | 12-bit parallel CMOS data outputs - B1 = MSB, B12 = LSB; output coding format controlled by MSBI pin. |
| 15, 17, 20, 24 | +VS | +5V power supply pins - require local 0.1 µF ceramic bypassing to suppress switching noise on internal reference and logic. |
| 16 | CLK | Falling-edge–triggered convert clock input - demands ≤2 ns rise/fall time and 50% duty cycle to maintain SNR and DNL at 25 MSPS. |
| 18 | OE | Output enable - HIGH places all B1–B12 outputs in high-impedance state; LOW or floating enables normal drive (internal pull-down). |
| 19 | MSBI | MSB inversion control - HIGH selects BTC output format; LOW or floating selects SOB (internal pull-down). |
| 21, 23 | REFB, REFT | Bottom (+1.25V) and top (+3.25V) internal reference bypass pins - connect 0.1 µF capacitors to GND for stable full-scale range. |
| 22 | CM | Common-mode voltage node - derived at (REFT + REFB)/2 = +2.25V; must be loaded <0.5 µA to avoid reference ladder nonlinearity. |
| 26, 27 | IN, IN | Differential analog inputs - accept ±1V swing around +2.25V CM; support AC-coupled transformer or active op-amp drive topologies. |
Key Features
| Feature | Design Value |
|---|---|
| No missing codes | Guaranteed over –40°C to +85°C - eliminates data gaps in real-time imaging and video frame capture pipelines. |
| Internal reference | +1.25V / +3.25V differential reference pair - removes need for external precision references in cost-sensitive instrumentation designs. |
| Wideband track-and-hold | 65 MHz full-power bandwidth - preserves transient fidelity of fast video sync pulses and radar IF bursts. |
| Selectable output coding | SOB or BTC via MSBI pin - simplifies FPGA or DSP interface logic without requiring external bit manipulation. |
| Three-state outputs | Controlled by OE pin - enables direct connection to shared data buses during system-level testing or multi-converter synchronization. |
| Single +5V supply | Operates from +4.75V to +5.25V - reduces power supply complexity in legacy 5V industrial and broadcast equipment. |
Applications
| CCD Imaging Systems | Video Digitizing Equipment |
|---|---|
Use Scenario: Digitizing analog output from linear CCD sensors in document scanners and medical X-ray imagers operating at 10–20 MHz pixel rates. IC Role / Device Role / Timing Role: Primary A/D converter capturing analog line data with <±1 LSB integral linearity to preserve spatial contrast and edge sharpness. Use Value: 65 MHz T/H bandwidth prevents blurring of high-frequency spatial details; no missing codes ensures faithful grayscale reproduction across full dynamic range. |
Use Scenario: Converting composite NTSC/PAL video baseband signals in professional video capture cards and broadcast encoders. IC Role / Device Role / Timing Role: High-fidelity digitizer for luminance/chrominance components with <0.5% differential gain and <0.1° differential phase error. Use Value: Measured differential gain/phase errors meet SMPTE standards; 64 dB SNR maintains >10-bit effective resolution for 8-bit video processing pipelines. |
| Telecom IF Digitization | Test & Measurement Instrumentation |
Use Scenario: Sampling intermediate frequency signals (e.g., 4–10 MHz) in software-defined radio receivers and spectrum analyzers. IC Role / Device Role / Timing Role: Front-end ADC providing 77 dBFS SFDR to resolve weak adjacent-channel signals in crowded RF bands. Use Value: SFDR >75 dBFS at 500 kHz and >55 dBFS at 10 MHz enables detection of –80 dBc spurs in real-time FFT analysis. |
Use Scenario: High-speed waveform acquisition in digital storage oscilloscopes and automated test equipment requiring 25 MSPS sustained sampling. IC Role / Device Role / Timing Role: Precision digitizer delivering 6.5-cycle deterministic latency and <7 ps aperture jitter for time-domain accuracy. Use Value: 7 ps rms aperture jitter limits time uncertainty to <0.05% of 25 MHz clock period - critical for sub-nanosecond edge timing measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed pipeline ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS802U | Same SO-28 package, identical pinout, but rated for 40 MSPS sampling; higher power (380 mW) and tighter AC specs. | Required when system clock exceeds 25 MHz or SFDR >80 dBFS needed at 10 MHz input. | Select ADS802U only if 40 MSPS capability and improved dynamic performance justify higher power and cost. |
| AD9220AR | 12-bit, 10 MSPS, SO-28; uses external reference; lower power (180 mW); no internal T/H; SNR = 67 dB (typ). | Suitable for lower-speed instrumentation where 25 MSPS is unnecessary and external reference flexibility is preferred. | Choose AD9220AR for cost-sensitive, lower-bandwidth applications where reduced speed and external reference control outweigh need for integrated T/H. |
Compared with ADS801U, ADS802U offers higher sampling rate and dynamic performance at increased power, while AD9220AR trades speed and integration for lower cost and external reference configurability - making ADS801U the optimal balance of speed, integration, and power for 25 MSPS imaging and video systems.
Availability
ADS801U is available at Aetrix Electronics and suitable for CCD imaging systems, video digitizing equipment, telecom IF digitization, and test & measurement instrumentation requiring stable component supply and long-term BOM continuity.
Supply support for ADS801U includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters for industrial, automotive, and communications markets.
The ADS801U belongs to TI's high-speed pipeline ADC product line, engineered for demanding digitization tasks in imaging, video, and communications where speed, linearity, and low power must coexist.
FAQ
What is the maximum sampling rate supported by the ADS801U?
The ADS801U is specified for continuous operation at 25 million samples per second (25 MSPS). This maximum rate is validated across the full industrial temperature range (–40°C to +85°C) with proper clock timing (50% duty cycle, ≤2 ns edge rates) and adequate power supply decoupling. Exceeding 25 MSPS may degrade SNR, SFDR, and DNL performance per TI SBAS036B datasheet specifications. The ADS801U achieves this rate using a pipelined architecture with 6.5-cycle latency.
Does the ADS801U require external reference components?
No - the ADS801U integrates an internal reference generating +1.25V (REFB) and +3.25V (REFT) with a common-mode voltage of +2.25V. External 0.1 µF bypass capacitors on REFB and REFT pins are required for stability, but no external reference ICs or resistors are needed for basic operation. The device supports optional external references (≥18 mA drive) to adjust full-scale range or improve gain drift, but this is not mandatory.
How is differential input configured on the ADS801U?
Differential input on the ADS801U uses pins 26 (IN) and 27 (IN) referenced to the internal +2.25V common-mode voltage (pin 22, CM). Each input swings ±1V around CM, yielding a 4Vp-p differential full-scale range. The device accepts either transformer-coupled (AC-coupled) or active op-amp–driven (DC-coupled) differential signals. Single-ended mode is possible by tying IN to CM, but increases even-order harmonics and is not recommended for high-fidelity applications.
What output data formats does the ADS801U support?
The ADS801U supports two output coding formats: Straight Offset Binary (SOB) and Binary Two's Complement (BTC). SOB is the default (pin 19 MSBI = LOW or floating), where full-scale positive input yields all "1"s (111111111111). BTC is selected by driving MSBI HIGH, which inverts the MSB only. Both formats are delivered as 12-bit parallel CMOS outputs (pins 2–13), with three-state control via OE (pin 18) for bus sharing.
Is the ADS801U still in active production?
The ADS801U is marked as "Obsolete" in TI's official packaging addendum (as of November 2025), though it remains available through authorized distributors and Aetrix Electronics' legacy component program. Aetrix maintains traceable inventory with full lot documentation and provides lifecycle coordination support - including last-time-buy planning and drop-in alternative evaluation - for customers sustaining industrial, medical, and broadcast equipment using the ADS801U.
ADS801U Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 25M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS801U FAQ
1.How can I place an order for ADS801U through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS801U on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS801U reliable?
The price and inventory of ADS801U are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS801U is usually 5 days.
3.What payment methods are accepted for ADS801U?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS801U transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS801U?
ADS801U orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS801U order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS801U?
For technical support, including ADS801U datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS801U requirements.
6.How does Aetrix verify that ADS801U is sourced from the original manufacturer or authorized distributors?
All ADS801U products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS801U meets industry standards.
7.What is the process for return or replacement of ADS801U?
All ADS801U units undergo pre-shipment inspection (PSI). If there is an issue with ADS801U, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS801U part is unused and in its original packaging.
Return procedure for ADS801U:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS801U Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

