My Inquiry
My Account
Texas Instruments ADS803E/1K
- Part No.:
- ADS803E/1K
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADS803E/1K.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,478
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS803E/1K from Texas Instruments is a 12-bit, 5 MSPS pipelined analog-to-digital converter with internal reference, 82 dB SFDR at Nyquist, 69 dB SNR, and ±0.25 LSB DLE - designed for high-fidelity IF/baseband digitization in communications and test instrumentation systems.
For engineers reviewing the ADS803E/1K datasheet, ADS803E/1K pinout, ADS803E/1K application, or ADS803E/1K equivalent, this page delivers verified electrical specs, SSOP-28 package mapping, over-range flag behavior, flexible 2Vp-p/5Vp-p input range configuration, and real-world interface guidance for single-ended and differential driving.
Technical Context
The ADS803E/1K employs a high-bandwidth track-and-hold with 270 MHz –3dB input bandwidth and 4 ps rms aperture jitter to preserve signal integrity up to Nyquist. Its digital error-correction logic ensures no missing codes and ±0.25 LSB typical DLE across –40°C to +85°C.
It supports programmable full-scale input ranges (2Vp-p or 5Vp-p) via SEL/VREF pin strapping, delivers 0.09 LSBrms input-referred noise in 5Vp-p mode, and provides an asynchronous over-range (OVR) flag synchronized to pipeline latency (6 clock cycles).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit tested - guarantees monotonicity and no missing codes per specification. |
| Sampling Rate | 5 MSPS maximum - enables digitization of signals up to 2.5 MHz without aliasing under Nyquist criterion. |
| SFDR | 82 dBFS at 2.48 MHz input - suppresses largest harmonic by >630× relative to full-scale signal amplitude. |
| SNR | 69 dB at 2.48 MHz - corresponds to ~11.2 effective bits for clean baseband signal capture. |
| Differential Linearity | ±0.25 LSB typical - ensures minimal code-width variation critical for imaging linearity. |
| Input Range Options | 2Vp-p (best spurious performance) or 5Vp-p (lowest input-referred noise: 0.09 LSBrms). |
| Power Dissipation | 115 mW at 5V supply - enables thermal management in dense mixed-signal PCB layouts. |
| Data Latency | 6 clock cycles - defines fixed delay between sample edge and valid output word availability. |
Pinout & Package
ADS803E/1K is housed in a 28-pin SSOP (DB) package with exposed pad not electrically connected. Pin assignments are validated per TI SBAS074B datasheet Rev. September 2002.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OVR (Pin 1) | Over-range indicator output | Active-high flag signaling input voltage exceeding REFT/REFB bounds; synchronized to pipeline latency. |
| B1–B12 (Pins 2–13) | Parallel digital output bus | 12-bit straight offset binary data; MSB = B1, LSB = B12; CMOS/TTL compatible with VDRV-supplied logic levels. |
| CLK (Pin 14) | Convert clock input | Rising-edge triggered; requires <2 ns rise/fall time and low jitter (<4 ps rms) for optimal SNR. |
| OE (Pin 15) | Output enable control | Active-low; enables 3-state outputs with 2–40 ns enable/disable timing for bus sharing. |
| +VS (Pins 16, 27) | Analog power supply | +4.7V to +5.3V; powers analog core and internal reference; must be decoupled per Figure 12. |
| SEL (Pin 18) | Input range select | Strap to VREF (2Vp-p) or GND (5Vp-p) to configure full-scale span = 2 × VREF. |
| VREF (Pin 19) | Reference voltage select | Outputs +1V or +2.5V internal reference; sets input range when strapped with SEL. |
| REFB/REFT (Pins 20, 22) | Reference ladder terminals | Provide bottom (+1V) and top (+3V) reference points; require 0.1 µF + 10 µF bypassing. |
| CM (Pin 21) | Common-mode voltage node | High-impedance midpoint (~+2.5V); used to bias IN/IN inputs; external resistive divider recommended. |
| IN / IN (Pins 23, 25) | Differential analog inputs | Accept single-ended or differential signals; 20 pF input capacitance; track-mode bandwidth = 270 MHz. |
| VDRV (Pin 28) | Digital output driver supply | Independent 3V–5V supply for output logic levels - enables interfacing to 3V or 5V systems without level shifters. |
Key Features
| Feature | Design Value |
|---|---|
| Internal reference with dual voltage options | +1V or +2.5V selectable via SEL/VREF strap - eliminates need for external reference in cost-sensitive designs. |
| Programmable full-scale input range | 2Vp-p (optimized SFDR) or 5Vp-p (0.09 LSBrms noise) - adapts to front-end amplifier headroom and dynamic range needs. |
| Over-range detection with pipeline-sync flag | OVR pin asserts high on out-of-range condition and holds until next conversion completes - enables real-time gain-ranging feedback. |
| Digital error correction | Guarantees ±0.25 LSB typical DLE and no missing codes - essential for CCD scanner pixel linearity and medical imaging fidelity. |
| Separate digital output supply (VDRV) | Allows independent 3V or 5V logic interfacing while analog section runs at +5V - prevents digital noise coupling into analog domain. |
Applications
| IF and Baseband Digitization | CCD Imaging Scanners |
|---|---|
Use Scenario: Digitizing intermediate frequency signals in software-defined radio receivers operating at 1.8–2.5 MHz. IC Role / Device Role / Timing Role: High-speed ADC capturing complex I/Q waveforms with minimal distortion and jitter-induced noise floor degradation. Use Value: 82 dB SFDR ensures adjacent-channel interference remains below usable signal level; 69 dB SNR preserves modulation accuracy for QAM-64 and higher constellations. | Use Scenario: Converting analog pixel outputs from linear CCD arrays in industrial inspection cameras. IC Role / Device Role / Timing Role: Precision digitizer sampling each pixel at up to 5 MSPS with consistent code width and no missing codes across temperature. Use Value: ±0.25 LSB DLE and 0.09 LSBrms noise maintain pixel-to-pixel intensity linearity required for defect detection algorithms. |
| Test Instrumentation | Medical Ultrasound Beamforming |
Use Scenario: High-resolution waveform capture in portable oscilloscopes and spectrum analyzers with 2.5 MHz analog bandwidth. IC Role / Device Role / Timing Role: Front-end ADC providing calibrated amplitude and phase response for FFT-based spectral analysis. Use Value: 68 dB SINAD and 11-bit ENOB at 2.48 MHz ensure accurate harmonic content measurement up to 5th order. | Use Scenario: Sampling RF echo signals from phased-array transducers in portable ultrasound systems. IC Role / Device Role / Timing Role: Low-jitter, low-noise ADC enabling time-of-flight precision and beam steering resolution. Use Value: 4 ps rms aperture jitter and 270 MHz track-mode bandwidth preserve pulse shape fidelity for sub-millimeter spatial resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS804E/1K | 10 MSPS sampling rate; identical pinout and register map; higher power (145 mW). | Required for systems needing >5 MSPS throughput; same PCB layout but higher clock jitter sensitivity. | Select ADS804E/1K only if 10 MSPS is mandatory; verify clock source jitter <2 ps rms to maintain SNR. |
| ADS805E/1K | 20 MSPS sampling rate; same package; higher power (175 mW); reduced SFDR (78 dB) at Nyquist. | Suitable for wideband IF sampling (e.g., 8–12 MHz); trades spurious performance for speed. | Choose ADS805E/1K for undersampling architectures where input bandwidth exceeds 5 MHz. |
Compared with ADS803E/1K, ADS804E/1K offers double the sampling rate at the cost of 26% higher power and stricter clock jitter requirements, while ADS805E/1K extends bandwidth further but sacrifices 4 dB SFDR - making ADS803E/1K optimal for balanced speed, noise, and spurious performance in 2–5 MHz applications.
Availability
ADS803E/1K is available at Aetrix Electronics and suitable for IF digitization, CCD imaging scanners, test instrumentation, and portable medical ultrasound systems requiring stable component supply across extended temperature ranges.
Supply support for ADS803E/1K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters with over 50 years of innovation in precision signal chain solutions.
The ADS803E/1K belongs to TI's high-speed pipeline ADC product line, engineered for demanding communications, instrumentation, and imaging applications where dynamic range, low distortion, and deterministic latency are critical.
FAQ
What is the maximum sampling rate supported by the ADS803E/1K?
The ADS803E/1K supports a maximum sampling rate of 5 million samples per second (5 MSPS), as confirmed in the Electrical Characteristics table of the SBAS074B datasheet. This rate is specified at full temperature range (–40°C to +85°C), +5V supply, and 5Vp-p input range. Exceeding 5 MSPS is not guaranteed and may degrade SFDR and SNR performance.
Does the ADS803E/1K require an external reference voltage?
No, the ADS803E/1K includes an integrated bandgap reference that provides +1V or +2.5V outputs selectable via pin strapping (SEL and VREF). External reference operation is optional and enabled by connecting SEL to +VS; the internal reference is then disabled and VREF becomes an input for an external 0.5V–2.5V reference.
How does the OVR pin function on the ADS803E/1K?
The OVR pin on the ADS803E/1K is an active-high over-range indicator that asserts HIGH whenever the analog input voltage exceeds either REFT (+3V) or falls below REFB (+1V). It updates synchronously with the 6-clock-cycle pipeline latency and remains asserted until the input returns within range and a new conversion completes.
Can the ADS803E/1K interface directly with 3V logic systems?
Yes, the ADS803E/1K supports direct 3V logic interfacing via the VDRV pin (Pin 28), which supplies the digital output drivers independently from the +VS analog supply. Applying +3V to VDRV configures CMOS/TTL-compatible outputs with VOH ≥ +2.4V and VOL ≤ +0.4V at 0.5mA load, eliminating external level shifters.
What is the input capacitance and track-mode bandwidth of the ADS803E/1K?
The ADS803E/1K has a specified input capacitance of 20 pF and a track-mode input bandwidth of 270 MHz (–3dB point with –3dBFS input), as measured in the Electrical Characteristics section. This wide bandwidth enables faithful capture of fast-rising signals and minimizes harmonic distortion in high-frequency applications like IF sampling.
ADS803E/1K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS803E/1K FAQ
1.How can I place an order for ADS803E/1K through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS803E/1K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS803E/1K reliable?
The price and inventory of ADS803E/1K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS803E/1K is usually 5 days.
3.What payment methods are accepted for ADS803E/1K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS803E/1K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS803E/1K?
ADS803E/1K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS803E/1K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS803E/1K?
For technical support, including ADS803E/1K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS803E/1K requirements.
6.How does Aetrix verify that ADS803E/1K is sourced from the original manufacturer or authorized distributors?
All ADS803E/1K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS803E/1K meets industry standards.
7.What is the process for return or replacement of ADS803E/1K?
All ADS803E/1K units undergo pre-shipment inspection (PSI). If there is an issue with ADS803E/1K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS803E/1K part is unused and in its original packaging.
Return procedure for ADS803E/1K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS803E/1K Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
