Texas Instruments ADS804E
- Part No.:
- ADS804E
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADS804E.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS804E from Texas Instruments is a 12-bit, 10-MSPS pipelined analog-to-digital converter with 69 dB SNR, 80 dB SFDR at Nyquist, ±0.3 LSB DLE, and flexible 0–5 V or 1.5–3.5 V input range. It integrates internal reference, over-range detection, and 3-state CMOS/TTL-compatible outputs - deployed in IF/baseband digitization, CCD imaging, and test instrumentation.
For engineers reviewing the ADS804E datasheet, ADS804E pinout, ADS804E application, or ADS804E equivalent, key selection considerations include pipeline latency (6 clock cycles), aperture jitter (4 ps rms), input-referred noise (0.09 LSBs rms at 5 Vp-p), and SSOP-28 package compatibility with ADS803/ADS805 for design reuse.
Technical Context
The ADS804E employs a high-bandwidth track-and-hold with 270 MHz –3 dB bandwidth to minimize harmonic distortion and jitter, enabling stable 69 dB SNR up to 4.8 MHz input frequency. Its digital error correction logic ensures ±0.3 LSB differential linearity across temperature (–40°C to +85°C).
It supports dual reference modes: internally generated +1 V or +2.5 V (selected via SEL/VREF strap), yielding programmable full-scale spans from 2 Vp-p to 5 Vp-p; the OVR flag provides real-time over-range indication synchronized to the 6-cycle pipeline output latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete output codes for precision waveform capture |
| Sampling Rate | 10 MSPS - supports real-time digitization of IF signals up to 5 MHz without aliasing |
| SNR | 69 dBFS at 4.8 MHz - enables >11.2 ENOB for high-fidelity signal reconstruction |
| SFDR | 80 dBFS at Nyquist - suppresses largest spurious tone to –80 dB relative to full scale |
| Differential Linearity | ±0.3 LSB - guarantees monotonicity and no missing codes in imaging applications |
| Input Referred Noise | 0.09 LSBs rms (5 Vp-p range) - minimizes quantization uncertainty in low-contrast CCD readout |
| Aperture Jitter | 4 ps rms - limits sampling-time uncertainty to <0.02° phase error at 4.8 MHz |
| Data Latency | 6 clock cycles - defines deterministic timing budget for downstream FPGA processing |
Pinout & Package
ADS804E is housed in a 28-pin SSOP (DB) package with exposed thermal pad, rated for –40°C to +85°C operation and MSL Level-2-260°C reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OVR (Pin 1) | Over-range indicator output | Active-high flag synchronized to pipeline output, signaling input voltage exceeding REFT/REFB bounds |
| B1–B12 (Pins 2–13) | Parallel data outputs (D11–D0) | MSB-first straight offset binary format; 3-state controlled by OE; compatible with 3V/5V logic via VDRV |
| CLK (Pin 14) | Convert clock input | Rising-edge triggered; requires ≤2 ns rise/fall time and <4 ps jitter for full SNR performance |
| OE (Pin 15) | Output enable | Low = active outputs; high = high-impedance; internal 50 kΩ pull-down ensures safe default state |
| +VS (Pins 16, 27, 28) | Analog supply | +4.7 V to +5.3 V; powers analog core, reference, and T&H; must be decoupled per Figure 12 |
| SEL (Pin 18) | Input range select | Strap pin determining internal reference mode: tied to VREF → 2 Vp-p; tied to GND → 5 Vp-p |
| VREF (Pin 19) | Reference voltage I/O | Outputs +1 V or +2.5 V (per SEL); also accepts external reference when SEL = +VS |
| REFB/REFT (Pins 20, 22) | Bottom/top reference outputs | Provide buffered ±1 V and ±2.5 V rails; require 0.1 µF ceramic bypassing to minimize clock feedthrough |
| CM (Pin 21) | Common-mode voltage node | High-impedance midpoint (~+2.5 V); used for biasing single-ended inputs; not loadable beyond 10 µA |
| IN/IN (Pins 23, 25) | Differential analog inputs | Accept single-ended or differential drive; input impedance 1.25 MΩ || 16 pF; support ac/dc coupling per Figure 1–2 |
| VDRV (Pin 28) | Digital driver supply | Independent 3V/5V rail setting output logic levels; isolates digital switching noise from analog section |
Key Features
| Feature | Design Value |
|---|---|
| Programmable input range | Configurable 0–5 V, 1.5–3.5 V, or user-defined span via external resistors on VREF/SEL - optimizes SNR vs. dynamic range trade-off |
| Integrated over-range detection | OVR flag updates with each conversion result after 6-cycle latency - enables real-time gain control in front-end amplifiers |
| Digital error correction | Corrects pipeline stage mismatches to maintain ±0.3 LSB DLE across –40°C to +85°C - critical for medical/industrial imaging linearity |
| Separate digital supply (VDRV) | Allows 5 V analog core operation while interfacing to 3 V FPGA/CPLD I/O - eliminates level-shifter components |
| Internal bandgap reference | +1 V or +2.5 V output with ±35 mV tolerance (at 25°C); supports external reference disable via SEL = +VS - improves DC accuracy in metrology |
Applications
| IF and Baseband Digitization | CCD Imaging |
|---|---|
Use Scenario: Digitizing intermediate frequency signals (e.g., 4.8 MHz IF in communications receivers) with minimal spurious content. IC Role / Device Role / Timing Role: High-speed ADC capturing RF/IF waveforms; pipeline latency fixed at 6 clocks for deterministic DSP alignment. Use Value: 80 dB SFDR ensures adjacent-channel interference remains below –80 dB, preserving signal integrity in spectral analysis. | Use Scenario: Reading pixel charge from linear CCD sensors in document scanners or industrial inspection systems. IC Role / Device Role / Timing Role: Precision digitizer converting analog pixel voltages; low 0.09 LSBs rms noise preserves low-contrast edge resolution. Use Value: ±0.3 LSB DLE prevents intensity banding artifacts; OVR flag flags saturated pixels for automatic exposure adjustment. |
| Test Instrumentation | Medical Ultrasound Beamforming |
Use Scenario: High-fidelity waveform acquisition in automated test equipment (ATE) requiring repeatable amplitude accuracy. IC Role / Device Role / Timing Role: Reference-grade ADC in digitizers; internal 2.5 V reference enables <±2.0% gain error drift over temperature. Use Value: 69 dB SNR supports >11-bit effective resolution for sub-millivolt signal fidelity in calibration systems. | Use Scenario: Sampling echo return signals in portable ultrasound systems where power and space are constrained. IC Role / Device Role / Timing Role: Low-power 12-bit ADC operating at 10 MSPS; 180 mW dissipation enables fanless handheld design. Use Value: 4 ps aperture jitter limits phase error to <0.02° at 4.8 MHz - critical for coherent beam summation accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS803E | 5 MSPS max sample rate; identical pinout and register map; lower SFDR (75 dB) and SNR (67 dB) | Lower bandwidth IF digitization; reduced power (120 mW); unsuitable for >5 MHz signal capture | Select when system clock constraints limit to ≤5 MSPS and cost sensitivity outweighs SNR/SFDR requirements |
| ADS805E | 20 MSPS max sample rate; same SSOP-28 footprint; higher power (240 mW); improved SFDR (82 dB) | Wideband spectrum analysis; undersampling above Nyquist; requires tighter clock jitter control (<2 ps) | Choose for future-proofing or systems needing >10 MSPS headroom; verify thermal management for 240 mW dissipation |
Compared with ADS804E, ADS803E trades speed and dynamic range for lower power and cost, while ADS805E extends bandwidth at the expense of increased jitter sensitivity and thermal load - ADS804E remains optimal for balanced 10 MSPS, low-noise, production-ready designs.
Availability
ADS804E is available at Aetrix Electronics and suitable for IF digitization, CCD imaging, and test instrumentation requiring stable component supply across extended product lifecycles.
Supply support for ADS804E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters.
The ADS804E belongs to TI's high-speed precision ADC family, engineered for demanding communications, imaging, and instrumentation applications where SNR, SFDR, and pipeline determinism are critical.
FAQ
What is the maximum sampling rate supported by the ADS804E?
The ADS804E supports a maximum sampling rate of 10 million samples per second (10 MSPS), validated across its full specified temperature range (–40°C to +85°C) with 69 dB SNR and 80 dB SFDR performance maintained at 4.8 MHz input frequency. This rate is enforced by the minimum convert clock period of 100 ns per the datasheet timing specifications.
Does the ADS804E include an internal voltage reference?
Yes, the ADS804E integrates a bandgap-based internal voltage reference that can be configured to output either +1 V or +2.5 V depending on the strap configuration of the SEL and VREF pins. When SEL is tied to VREF, it produces a 2 Vp-p input range; when SEL is grounded, it yields a 5 Vp-p range. The reference tolerance is ±35 mV at 25°C for the 2.5 V option.
How does the over-range (OVR) flag function on the ADS804E?
The OVR pin on the ADS804E is a digital output that goes high whenever the analog input voltage exceeds the selected full-scale range defined by REFT and REFB. It updates synchronously with the 6-clock-cycle pipeline latency and remains asserted until the next valid conversion completes. This allows real-time monitoring and closed-loop gain adjustment in front-end amplifier stages.
What package type is used for the ADS804E?
The ADS804E is packaged in a 28-pin SSOP (Shrink Small Outline Package), designated DB by Texas Instruments. It features a 0.65 mm pin pitch, operates from –40°C to +85°C, and carries an MSL Level-2 rating (260°C peak reflow, 1-year floor life). The ordering variant ADS804E/1K.B ships in tape-and-reel format with 1000 units per reel.
Can the ADS804E interface directly with 3V logic systems?
Yes, the ADS804E supports direct interfacing with 3V logic through its dedicated VDRV pin (Pin 28), which supplies the digital output drivers independently from the +5V analog supply. When VDRV is set to +3V, the ADS804E outputs logic-high levels near +2.5V and logic-low levels below +0.4V - meeting standard 3V CMOS input thresholds without external level shifters.
ADS804E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 10M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS804E FAQ
1.How can I place an order for ADS804E through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS804E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS804E reliable?
The price and inventory of ADS804E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS804E is usually 5 days.
3.What payment methods are accepted for ADS804E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS804E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS804E?
ADS804E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS804E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS804E?
For technical support, including ADS804E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS804E requirements.
6.How does Aetrix verify that ADS804E is sourced from the original manufacturer or authorized distributors?
All ADS804E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS804E meets industry standards.
7.What is the process for return or replacement of ADS804E?
All ADS804E units undergo pre-shipment inspection (PSI). If there is an issue with ADS804E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS804E part is unused and in its original packaging.
Return procedure for ADS804E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS804E Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

