Texas Instruments ADS805E
- Part No.:
- ADS805E
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADS805E.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,599
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS805E from Texas Instruments is a 12-bit, 20MHz pipelined analog-to-digital converter (ADC) with high dynamic range, designed for precision digitization in IF/baseband signal chains. It delivers 74dB SFDR at 9.8MHz input, 68dB SNR, ±0.25LSB differential linearity, and flexible 2Vp-p or 5Vp-p input ranges - enabling high-fidelity capture in studio cameras and test instrumentation.
For engineers reviewing the ADS805E datasheet, ADS805E pinout, ADS805E application, or ADS805E equivalent, key selection considerations include its 6-cycle data latency, over-range flag (OVR), CMOS/TTL-compatible 3-state outputs, internal/external reference support, and SSOP-28 package compatibility with ADS804/ADS803 for design reuse.
Technical Context
The ADS805E employs a high-bandwidth track-and-hold amplifier with <4ps rms aperture jitter and 270MHz analog input bandwidth, minimizing harmonic distortion and preserving SNR up to Nyquist. Its pipelined ADC core integrates digital error correction logic to ensure no missing codes and ±0.25LSB DLE across –40°C to +85°C.
Timing is synchronized to the rising edge of CLK; conversion latency is fixed at 6 clock cycles. The device supports single-ended or differential analog inputs, programmable common-mode voltage (1V–2.5V), and dual-reference operation via REFT/REFB pins - all configurable without external components when using the internal 1V/2.5V bandgap reference.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12 bits - fully tested, guarantees monotonicity and no missing codes. |
| Max Sample Rate | 20 MSPS - enables direct digitization of IF signals up to 9.8MHz with >68dB SNR. |
| SFDR @ 9.8MHz | 74 dBFS - largest spur is 74dB below full-scale, critical for spectral purity in comms/test gear. |
| SNR @ 9.8MHz | 68 dBFS - defines minimum detectable signal above quantization + thermal noise floor. |
| Differential Linearity | ±0.25 LSB - ensures accurate amplitude representation in imaging and video applications. |
| Input Range Options | 2Vp-p (optimal spurious performance) or 5Vp-p (0.09LSBrms input-referred noise for superior imaging). |
| Data Latency | 6 clock cycles - deterministic pipeline delay simplifies timing closure in synchronous systems. |
| Over-Range Flag | OVR pin asserts high on input exceedance - enables real-time gain control or clipping detection. |
Pinout & Package
ADS805E is housed in a 28-pin SSOP (DB) package with exposed pad not electrically connected. Pin assignments are validated per TI SBAS073B datasheet Rev. NOVEMBER 2002.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OVR (Pin 1) | Over-range indicator output | Active-high flag signaling input voltage beyond full-scale range; synchronized to pipeline output. |
| B1–B12 (Pins 2–13) | Parallel digital output bits (D11–D0) | MSB-first straight offset binary; 3-state controlled by OE; CMOS/TTL compatible. |
| CLK (Pin 14) | Convert clock input | Rising-edge triggered; 50ns min period (20MHz max); requires low-jitter source for SNR integrity. |
| OE (Pin 15) | Output enable | Low = enabled; high or floating = high-impedance; internal 50kΩ pull-down ensures safe default. |
| +VS (Pins 16, 27) | Analog supply | +4.75V to +5.25V; powers analog core, reference, and T&H - must be low-noise and well-bypassed. |
| SEL (Pin 18) | Input range select | Strap to VREF (2Vp-p) or GND (5Vp-p); configures internal reference ladder and full-scale span. |
| VREF (Pin 19) | Reference voltage select | Outputs 1V or 2.5V internal reference; also accepts external reference when SEL = +VS. |
| REFB / REFT (Pins 20, 22) | Bottom / top reference outputs | Provide buffered ±1V or ±2.5V rails; used for biasing inputs and generating CM voltage via resistor dividers. |
| CM (Pin 21) | Common-mode voltage input | High-impedance node for setting input DC bias; typically tied to REFT/REFB midpoint (e.g., +2.5V). |
| IN / IN (Pins 23, 25) | Differential analog inputs | Accept single-ended (IN only) or differential (IN/IN) signals; 20pF input capacitance, 270MHz bandwidth. |
| VDRV (Pin 28) | Digital driver supply | Independent 3V–5V supply for output buffers - enables mixed-voltage interfacing (e.g., +5V analog / +3V digital). |
Key Features
| Feature | Design Value |
|---|---|
| High SFDR architecture | 74dB at 9.8MHz fIN - achieved via low-jitter T&H and linear pipeline stages, reducing harmonic contamination. |
| Flexible reference system | Internal 1V/2.5V bandgap + external reference support - allows optimization of DC accuracy vs. spurious performance. |
| Programmable input range | 2Vp-p (best SFDR) or 5Vp-p (lowest input-referred noise: 0.09LSBrms) - selectable via SEL/VREF strapping. |
| Over-range detection | Dedicated OVR pin with pipeline-synchronized assertion - enables closed-loop front-end gain adjustment or fault logging. |
| Low-latency pipeline | Fixed 6-cycle latency - eliminates variable delay uncertainty, simplifying FIFO buffering and real-time processing. |
| Mixed-signal isolation | Separate VDRV supply for digital outputs - prevents digital switching noise from coupling into analog supply or reference paths. |
Applications
| Studio Cameras | IF and Baseband Digitization |
|---|---|
Use Scenario: Capturing high-resolution video frames with minimal color distortion and motion artifacts. IC Role / Device Role / Timing Role: Primary ADC for CCD/CMOS sensor analog output digitization at 20MSPS with precise gain/offset control. Use Value: 68dB SNR and 74dB SFDR preserve fine luminance/chrominance detail; OVR flag prevents clipping during rapid exposure changes. |
Use Scenario: Direct sampling of intermediate frequency (IF) signals in software-defined radios and spectrum analyzers. IC Role / Device Role / Timing Role: High-speed digitizer in undersampling architectures, replacing analog mixers and filters. Use Value: 270MHz input bandwidth and 76.3dB SFDR at 41MHz fIN enable clean multi-Nyquist region capture without image rejection hardware. |
| Copiers and Scanners | Test Instrumentation |
Use Scenario: Converting reflected light intensity from document scanning arrays into digital grayscale values. IC Role / Device Role / Timing Role: Precision ADC for linear photodiode array readout with low DLE ensuring uniform tonal gradation. Use Value: ±0.25LSB DLE and 0.23LSBrms noise (1.5–3.5V range) eliminate banding and streaking in high-DPI scans. |
Use Scenario: Signal acquisition in automated test equipment (ATE) for RF component validation. IC Role / Device Role / Timing Role: Reference-grade digitizer for measuring SINAD, SFDR, and IMD of amplifiers/filters under swept-tone conditions. Use Value: Verified 66dB SINAD and –70dBc 2-tone IMD at 7.7/7.9MHz provide traceable metrology-grade measurement confidence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-dynamic-range ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS804E | 10MSPS max sample rate; identical pinout and register map; lower power (180mW) but reduced SFDR (70dB @ 5MHz). | Best suited for cost-sensitive, lower-bandwidth IF sampling where 20MSPS is unnecessary. | Select ADS804E only if system clock budget or thermal constraints preclude 20MSPS operation. |
| ADS803E | 5MSPS max sample rate; same SSOP-28 footprint; higher SNR (70dB) at low frequencies but limited to <1MHz fIN for full spec compliance. | Ideal for baseband audio or slow-scan imaging where ultra-low noise dominates over speed. | Choose ADS803E when application demands <100µVrms noise floor and sampling ≤5MSPS suffices. |
Compared with ADS804E and ADS803E, the ADS805E provides the highest sample rate and widest usable input frequency range while maintaining pin compatibility - making it the optimal upgrade path for existing ADS804/ADS803 designs requiring increased throughput without PCB redesign.
Availability
ADS805E is available at Aetrix Electronics and suitable for studio camera modules, IF digitization subsystems, and automated test instrumentation requiring stable component supply across extended production lifecycles.
Supply support for ADS805E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters with over 50 years of innovation in precision signal chain solutions.
The ADS805E belongs to TI's high-speed pipeline ADC product line, engineered specifically for demanding communications, medical imaging, and instrumentation applications where dynamic range, low distortion, and deterministic latency are critical.
FAQ
What is the maximum input frequency the ADS805E can accurately digitize?
The ADS805E features a 270MHz analog input bandwidth (–3dB) and maintains 68dB SNR and 74dB SFDR up to 9.8MHz input frequency. In undersampling configurations, it successfully captures 41MHz IF signals with 76.3dB SFDR, confirming usability across multiple Nyquist zones. Performance beyond 10MHz depends on clock jitter, layout, and input drive strength - always verify with actual board-level testing.
Does the ADS805E require an external reference, or does it have an internal one?
The ADS805E includes an integrated bandgap reference that outputs either +1V or +2.5V depending on SEL pin configuration - eliminating need for external references in most applications. However, it also supports external reference operation: tie SEL to +VS to disable the internal reference, then drive VREF with a precision external source (e.g., REF1004) for improved DC accuracy in metrology-grade systems.
How does the over-range (OVR) pin function in the ADS805E?
The OVR pin on the ADS805E is a digital output that goes high whenever the analog input exceeds the configured full-scale range - whether above REFT or below REFB. It updates synchronously with the 6-cycle pipeline output, so OVR corresponds to the same sample as the associated D11–D0 data. This enables real-time clipping detection and can trigger automatic gain reduction in the front-end signal chain.
Can the ADS805E interface directly with 3.3V logic systems?
Yes - the ADS805E uses a dedicated VDRV pin (Pin 28) to power its digital output drivers independently from the +5V analog supply. By connecting VDRV to a +3.3V rail, the ADS805E generates TTL/CMOS-compatible output levels (e.g., VOH ≥ 2.4V, VOL ≤ 0.4V at IOH/IOL = 0.5mA/1.6mA), enabling seamless interfacing with 3.3V FPGAs or microcontrollers without level shifters.
What is the recommended power supply decoupling for the ADS805E?
TI specifies separate 0.1µF ceramic capacitors placed within 2mm of each +VS (Pins 16, 27) and VDRV (Pin 28), plus a bulk 2.2µF tantalum or 10µF ceramic capacitor near the device. Analog ground (Pins 17, 24, 26) must connect to a solid analog ground plane at the IC; digital and analog grounds join only at this point. Avoid sharing supply traces with noisy digital circuits to preserve 68dB SNR performance.
ADS805E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS805E FAQ
1.How can I place an order for ADS805E through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS805E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS805E reliable?
The price and inventory of ADS805E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS805E is usually 5 days.
3.What payment methods are accepted for ADS805E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS805E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS805E?
ADS805E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS805E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS805E?
For technical support, including ADS805E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS805E requirements.
6.How does Aetrix verify that ADS805E is sourced from the original manufacturer or authorized distributors?
All ADS805E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS805E meets industry standards.
7.What is the process for return or replacement of ADS805E?
All ADS805E units undergo pre-shipment inspection (PSI). If there is an issue with ADS805E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS805E part is unused and in its original packaging.
Return procedure for ADS805E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS805E Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

