My Inquiry
My Account
Texas Instruments ADS805E/1KG4
- Part No.:
- ADS805E/1KG4
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADS805E/1KG4.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,042
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS805E/1KG4 from Texas Instruments is a 12-bit, 20 MSPS pipelined analog-to-digital converter (ADC) with high dynamic range, designed for IF/baseband digitization in studio cameras, test instrumentation, and copiers. It delivers 74 dB SFDR at 9.8 MHz fIN, 68 dB SNR, 0.25 LSB DLE, and supports flexible 2 Vp-p or 5 Vp-p input ranges with over-range indication.
For engineers reviewing the ADS805E/1KG4 datasheet, ADS805E/1KG4 pinout, ADS805E/1KG4 application, or ADS805E/1KG4 equivalent, key selection criteria include sampling rate stability at 20 MSPS, aperture jitter ≤4 ps rms, input bandwidth up to 270 MHz, and SSOP-28 package compatibility with legacy ADS804/ADS803 designs.
Technical Context
The ADS805E/1KG4 employs a high-bandwidth track-and-hold stage minimizing harmonic distortion and jitter, enabling excellent SNR and SFDR performance beyond Nyquist. Its pipelined architecture delivers 6-clock-cycle latency and supports both internal (1 V or 2.5 V) and external reference configurations.
Digital interface includes CMOS/TTL-compatible 3-state outputs with programmable VDRV for level-shifting, OE-controlled output enable, and OVR flag synchronized to pipeline latency. Input configuration supports single-ended or differential operation with selectable common-mode voltage (1 V to 2.5 V) and full-scale range (0–5 Vp-p).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12 bits - guarantees 4096 distinct digital codes for precise amplitude quantization in imaging and instrumentation. |
| Max Sampling Rate | 20 MSPS - enables real-time digitization of IF signals up to 9.8 MHz with >60 dB SNR and no missing codes. |
| SFDR @ 9.8 MHz | 74 dBFS - suppresses largest spurious tone to –74 dB relative to full scale, critical for clean spectral analysis. |
| SNR @ 9.8 MHz | 68 dBFS - provides 11.3 effective bits for high-fidelity signal capture in studio camera and test equipment front ends. |
| Differential Linearity | ±0.25 LSB (typ) - ensures monotonicity and minimal code-width variation, essential for medical and video imaging linearity. |
| Input Bandwidth | 270 MHz (–3 dB) - supports undersampling of RF/IF signals (e.g., 41 MHz input at 20 MSPS) without aliasing degradation. |
| Aperture Jitter | 4 ps rms - limits clock-induced noise floor degradation, preserving SNR at high input frequencies. |
| Power Dissipation | 300 mW @ 20 MSPS - balances performance and thermal load in compact SSOP-28 layouts with θJA = 50°C/W. |
Pinout & Package
ADS805E/1KG4 is housed in a 28-pin SSOP (DB) package with exposed pad not electrically connected. Pin spacing is 0.65 mm; body dimensions are 10.2 mm × 5.3 mm × 1.95 mm (L × W × H). Thermal resistance θJA = 50°C/W enables operation from –40°C to +85°C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OVR (Pin 1) | Over-range indicator output | Active-high flag signaling input exceeding full-scale range; synchronized to pipeline latency and usable for front-end gain control. |
| B1–B12 (Pins 2–13) | Parallel data outputs (D11–D0) | MSB-first straight offset binary format; 3-state controlled by OE; compatible with TTL/CMOS logic families. |
| CLK (Pin 14) | Convert clock input | Rising-edge triggered; requires <2 ns rise/fall time, 50% duty cycle, and low jitter (<4 ps rms) for optimal SNR. |
| OE (Pin 15) | Output enable | Low = active data; high = high-impedance; internal 50 kΩ pull-down allows floating operation in normal mode. |
| +VS (Pins 16, 27, 28) | Analog supply | +4.75 V to +5.25 V; all supply pins must connect to clean analog rail-digital noise on +VS degrades SNR. |
| SEL (Pin 18) | Input range select | Strap to GND/VREF/+VS to configure internal reference for 2 Vp-p, 5 Vp-p, or external reference mode. |
| VREF (Pin 19) | Reference voltage select | Outputs internal 1 V or 2.5 V reference; also accepts external reference when SEL = +VS. |
| REFB/REFT (Pins 20, 22) | Bottom/top reference outputs | Provide buffered ±1 V and +3 V for biasing; require 0.1 µF ceramic bypassing per pin to minimize clock feedthrough. |
| CM (Pin 21) | Common-mode voltage input | High-impedance node for setting input DC bias; externally driven or derived from REFT/REFB divider. |
| IN/IN (Pins 23, 25) | Differential analog inputs | Accept single-ended or differential signals; input capacitance 20 pF; full-scale range programmable from 0–5 Vp-p. |
| VDRV (Pin 28) | Digital driver supply | Independent supply (2.7–5.5 V) for output drivers-enables interfacing to 3 V logic while analog section runs at 5 V. |
Key Features
| Feature | Design Value |
|---|---|
| Pipelined 12-bit ADC core | Delivers 20 MSPS throughput with 6-clock latency-enables deterministic timing for real-time signal processing pipelines. |
| Digital error correction logic | Reduces differential nonlinearity to ±0.25 LSB typ-ensures monotonic response and accurate histogram-based measurements. |
| Flexible reference architecture | Supports internal 1 V/2.5 V references or external reference via SEL/VREF strapping-enables optimization of SNR vs. DC accuracy trade-offs. |
| Over-range detection with OVR flag | Hardware-level saturation monitoring synchronized to conversion cycle-allows immediate front-end gain adjustment without software overhead. |
| Separate VDRV supply for digital outputs | Decouples digital I/O noise from analog section-permits mixed-voltage system integration (e.g., 5 V analog / 3 V FPGA interface). |
| High-input-bandwidth track-and-hold | 270 MHz –3 dB bandwidth with low jitter-preserves signal integrity for undersampling applications like IF digitization at 41 MHz. |
Applications
| Studio Camera Signal Chain | IF Digitization for Wireless Receivers |
|---|---|
Use Scenario: Capturing high-fidelity RGB/YUV video signals from CCD/CMOS sensors with minimal quantization noise and harmonic distortion. IC Role / Device Role / Timing Role: Primary ADC in analog front end; samples baseband video at 20 MSPS with 68 dB SNR to preserve color fidelity and low-light detail. Use Value: 0.25 LSB DLE and 74 dB SFDR prevent false contours and ghosting artifacts in broadcast-grade imaging. | Use Scenario: Direct sampling of intermediate frequency (IF) signals (e.g., 7.7–7.9 MHz) in spectrum analyzers or software-defined radios. IC Role / Device Role / Timing Role: High-speed digitizer in receiver chain; undersamples 41 MHz IF with 20 MSPS clock while maintaining 63.2 dB SNR and 76.3 dB SFDR. Use Value: Eliminates analog mixer and post-mixer filtering stages-reducing BOM count and PCB area in compact test equipment. |
| High-Speed Test Instrumentation | Digital Copier Image Processing |
Use Scenario: Waveform acquisition in oscilloscopes and automated test equipment requiring fast settling and repeatable amplitude accuracy. IC Role / Device Role / Timing Role: Core digitizer capturing transient signals up to 10 MHz with 20 MSPS sampling and 20 ns full-scale step acquisition. Use Value: 4 ps aperture jitter and 2 ns over-voltage recovery ensure sub-nanosecond timing resolution for edge analysis. | Use Scenario: Converting scanned document analog outputs (e.g., CIS sensor signals) into digital image data for compression and storage. IC Role / Device Role / Timing Role: Embedded ADC in copier ASIC subsystem; digitizes 0–5 Vp-p grayscale signals at 20 MSPS with 0.09 LSBrms input-referred noise. Use Value: Low noise floor preserves fine text contrast and halftone gradation in high-DPI scanning modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS804E | 10 MSPS max sampling rate; identical SSOP-28 pinout and register map; 65 dB SFDR at 9.8 MHz. | Lower bandwidth requirement; suitable for cost-sensitive IF digitization where 20 MSPS is unnecessary. | Select ADS804E only if system clock budget or power envelope restricts to ≤10 MSPS operation. |
| ADS803E | 5 MSPS max sampling rate; same pinout; 60 dB SFDR at 9.8 MHz; lower power (150 mW). | Targeted at battery-powered or thermally constrained embedded systems with modest speed needs. | Choose ADS803E when SNR >65 dB and SFDR >60 dB suffice, and thermal design cannot accommodate 300 mW dissipation. |
Compared with ADS804E and ADS803E, the ADS805E/1KG4 provides double the sampling rate and ≥9 dB higher SFDR-making it the sole option among the three for 20 MSPS studio camera and wideband IF digitization where spectral purity is non-negotiable.
Availability
ADS805E/1KG4 is available at Aetrix Electronics and suitable for studio camera signal chains, IF/baseband digitization systems, and high-speed test instrumentation requiring stable component supply across extended production lifecycles.
Supply support for ADS805E/1KG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in precision data converters.
The ADS805E/1KG4 belongs to TI's high-speed precision ADC product line, engineered specifically for demanding imaging, instrumentation, and communications applications requiring simultaneous high resolution, wide bandwidth, and low distortion.
FAQ
What is the maximum sampling rate supported by the ADS805E/1KG4?
The ADS805E/1KG4 supports a maximum sampling rate of 20 million samples per second (MSPS), verified across its full operating temperature range (–40°C to +85°C) with specified dynamic performance including 68 dB SNR and 74 dB SFDR at 9.8 MHz input frequency. This rate is sustained using the internal track-and-hold and pipelined conversion architecture without performance derating.
Does the ADS805E/1KG4 require an external reference voltage?
No, the ADS805E/1KG4 includes an integrated bandgap reference that can be configured for 1 V or 2.5 V output via pin strapping (SEL and VREF connections). An external reference may be used by connecting SEL to +VS and driving VREF with a precision source-enabling improved DC accuracy when required for metrology-grade applications.
How does the OVR (Over-Range) pin function on the ADS805E/1KG4?
The OVR pin on the ADS805E/1KG4 is a synchronous digital output that goes high whenever the analog input exceeds the programmed full-scale range (e.g., >+3 V or <+2 V for 2 Vp-p mode). It updates with the same 6-clock-cycle pipeline latency as the data outputs and remains asserted until the next valid conversion completes within range-enabling real-time front-end gain control without software intervention.
Can the ADS805E/1KG4 interface directly with 3.3 V logic systems?
Yes, the ADS805E/1KG4 supports direct 3.3 V logic interfacing via the VDRV pin (Pin 28), which powers the digital output drivers independently from the +5 V analog supply. When VDRV is tied to +3.3 V, the outputs meet TTL/CMOS voltage thresholds (VOH ≥ 2.4 V, VOL ≤ 0.4 V) while maintaining full analog performance-eliminating level-shifter components in mixed-voltage designs.
Is the ADS805E/1KG4 pin-compatible with other devices in the ADS80x family?
Yes, the ADS805E/1KG4 is explicitly pin-compatible with the ADS804E (10 MSPS) and ADS803E (5 MSPS) in the same SSOP-28 (DB) package, sharing identical pin assignments, reference configuration options, and digital interface timing. This allows drop-in replacement in existing layouts when upgrading sampling rate or dynamic range requirements.
ADS805E/1KG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS805E/1KG4 FAQ
1.How can I place an order for ADS805E/1KG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS805E/1KG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS805E/1KG4 reliable?
The price and inventory of ADS805E/1KG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS805E/1KG4 is usually 5 days.
3.What payment methods are accepted for ADS805E/1KG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS805E/1KG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS805E/1KG4?
ADS805E/1KG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS805E/1KG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS805E/1KG4?
For technical support, including ADS805E/1KG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS805E/1KG4 requirements.
6.How does Aetrix verify that ADS805E/1KG4 is sourced from the original manufacturer or authorized distributors?
All ADS805E/1KG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS805E/1KG4 meets industry standards.
7.What is the process for return or replacement of ADS805E/1KG4?
All ADS805E/1KG4 units undergo pre-shipment inspection (PSI). If there is an issue with ADS805E/1KG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS805E/1KG4 part is unused and in its original packaging.
Return procedure for ADS805E/1KG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS805E/1KG4 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
