Texas Instruments ADS805EG4
- Part No.:
- ADS805EG4
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADS805EG4.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,038
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS805EG4 from Texas Instruments is a 12-bit, 20MHz pipelined analog-to-digital converter (ADC) with high dynamic range for demanding signal digitization. It features 74dB SFDR at 9.8MHz input, 68dB SNR, 0.25LSB DLE, flexible 2Vp-p or 5Vp-p input range, and over-range indication - deployed in studio cameras, IF digitization, copiers, and test instrumentation.
For engineers reviewing the ADS805EG4 datasheet, ADS805EG4 pinout, ADS805EG4 application, or ADS805EG4 equivalent, key selection considerations include its 20MSPS sampling rate, SSOP-28 package, internal/external reference support, pipeline latency of 6 clock cycles, and CMOS/TTL-compatible 12-bit offset-binary outputs with OE-controlled 3-state drivers.
Technical Context
The ADS805EG4 employs a high-bandwidth track-and-hold with <4ps rms aperture jitter and 270MHz analog input bandwidth, enabling clean undersampling up to multiple Nyquist zones. Its digital error correction logic ensures no missing codes and ±0.25LSB typical differential linearity across –40°C to +85°C.
It supports programmable input ranges (1.5–3.5V standard, 0–5V optional) via SEL/VREF pin strapping, with internal 1V or 2.5V reference options or external reference mode. The OVR flag provides real-time over-range detection synchronized to the 6-cycle pipeline output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12 bits - delivers 4096 discrete output levels with guaranteed no missing codes. |
| Sampling Rate | 20 MSPS - enables real-time digitization of IF signals up to ~10MHz without aliasing in baseband mode. |
| SFDR @ 9.8MHz | 74 dBFS - suppresses largest spurious tone by 74dB below full-scale, critical for spectral purity in comms and imaging. |
| SNR @ 9.8MHz | 68 dBFS - provides ≥11.3 effective bits for high-fidelity signal capture in test and video systems. |
| Differential Linearity | ±0.25 LSB typ - ensures monotonicity and minimal code-width variation for accurate histogram-based analysis. |
| Input Range Options | 2Vp-p (optimal spurs) or 5Vp-p (0.09LSBrms noise) - selectable via pin strap for trade-off between distortion and noise floor. |
| Power Dissipation | 300 mW @ 20MSPS - enables high-speed operation within thermal limits of SSOP-28 packages on standard PCBs. |
Pinout & Package
ADS805EG4 is housed in a 28-pin SSOP (DB) package with exposed pad not electrically connected. Pin layout supports single-ended or differential analog inputs, dual reference rails (REFT/REFB), common-mode bias (CM), and 3-state CMOS/TTL-compatible 12-bit parallel outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OVR (Pin 1) | Over-range indicator output | Active-HIGH flag synchronized to pipeline output; signals input exceeding full-scale range for front-end gain control. |
| B1–B12 (Pins 2–13) | Data outputs D11–D0 | 12-bit straight offset-binary parallel outputs; MSB = B1 (D11), LSB = B12 (D0); 3-state controlled by OE. |
| CLK (Pin 14) | Convert clock input | Rising-edge triggered; 50ns min period (20MHz max); requires low-jitter source to maintain 68dB SNR. |
| OE (Pin 15) | Output enable | Active-LOW; internal 50kΩ pull-down; enables/disables all data outputs and OVR with 2–40ns timing. |
| +VS (Pins 16, 27, 28) | Analog supply | +4.75V to +5.25V; powers analog core, T&H, and reference; all three pins must be bypassed individually. |
| SEL (Pin 18) | Input range select | Configures internal reference: tied to VREF → 2Vp-p; tied to GND → 5Vp-p; tied to +VS → external reference mode. |
| VREF (Pin 19) | Reference voltage select | Outputs internal 1V or 2.5V reference; used with SEL to set full-scale span = 2 × VREF. |
| REFB / REFT (Pins 20, 22) | Bottom / top reference | Provide buffered ±1V or ±2.5V rails; require 0.1µF ceramic bypass each for clock feedthrough suppression. |
| CM (Pin 21) | Common-mode voltage | High-impedance node (~2.5V default); used to bias IN/IN inputs; must not be loaded beyond 10µA. |
| IN / IN (Pins 23, 25) | Differential analog inputs | Accept single-ended (IN only) or differential (IN/IN) signals; 20pF input capacitance; 270MHz –3dB bandwidth. |
| VDRV (Pin 28) | Digital driver supply | Independent 3V–5V supply for output drivers; allows interfacing to 3.3V logic while analog section runs at 5V. |
Key Features
| Feature | Design Value |
|---|---|
| High SFDR architecture | 74dB at 9.8MHz input enabled by low-jitter track-and-hold and digital error correction - reduces post-processing filtering needs in IF sampling. |
| Flexible reference system | Pin-strappable 2Vp-p or 5Vp-p full-scale range with internal 1V/2.5V references or external reference support - simplifies front-end op-amp selection and level-shifting design. |
| Over-range detection | OVR flag updated with 6-cycle pipeline latency - enables real-time gain adjustment in automatic ranging systems without added logic delay. |
| Low-noise 5Vp-p mode | 0.09LSBrms input-referred noise - improves contrast resolution in medical and studio camera imaging applications. |
| Separate digital supply (VDRV) | Independent 3V–5V driver rail - eliminates level-shifters when interfacing to mixed-voltage FPGA or ASIC systems. |
Applications
| Studio Camera Signal Chain | IF Digitization for Wireless Receivers |
|---|---|
Use Scenario: Capturing high-fidelity RGB/YUV video signals from CCD/CMOS sensors with minimal quantization artifacts and spurious content. IC Role / Device Role / Timing Role: Primary high-speed ADC in analog front-end; samples baseband video at 20MSPS with precise timing alignment to pixel clock. Use Value: 68dB SNR and 74dB SFDR preserve fine detail and color gradation; OVR flag prevents clipping during scene brightness transients. |
Use Scenario: Direct sampling of 41MHz IF signals in SDR receivers, avoiding analog mixers and filters. IC Role / Device Role / Timing Role: Undersampling ADC operating in 2nd Nyquist zone; clocked at 20MHz to digitize bandpass-limited RF signals. Use Value: 270MHz analog bandwidth and <4ps aperture jitter maintain 63.2dB SNR and 76.3dB SFDR at 41MHz - enabling wideband spectrum analysis. |
| High-Speed Copier Image Processing | Automated Test Equipment (ATE) |
Use Scenario: Digitizing scanned document reflectance signals at >15MSPS for real-time edge enhancement and halftone rendering. IC Role / Device Role / Timing Role: High-linearity ADC in optical sensor interface; accepts 0–5V single-ended inputs with programmable gain staging. Use Value: ±0.25LSB DLE and no missing codes ensure accurate tonal reproduction across 4096 gray levels; 300mW power enables dense board layouts. |
Use Scenario: Capturing transient waveforms in oscilloscope and signal analyzer modules requiring fast settling and repeatable amplitude accuracy. IC Role / Device Role / Timing Role: Precision digitizer in acquisition path; synchronized to system trigger with deterministic 6-cycle latency. Use Value: Internal reference stability (±35mV at 25°C) and 62–66dB SINAD reduce calibration overhead; SSOP-28 footprint eases probe access and thermal management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS804EG4 | 10MSPS max sample rate; identical pinout and register map; lower SFDR (68dB) and SNR (65dB) at 5MHz. | Targeted at cost-sensitive, lower-bandwidth imaging where 20MSPS is unnecessary. | Select when system clock budget or power envelope restricts to ≤10MSPS; retains same PCB layout and firmware. |
| ADS803EG4 | 5MSPS max; reduced power (150mW); lower SFDR (62dB) and higher DLE (±0.5LSB); same SSOP-28 package. | Suitable for portable or battery-powered test gear where speed and dynamic range are secondary to power efficiency. | Choose for legacy designs migrating from ADS803E or where thermal constraints prohibit 300mW dissipation. |
Compared with ADS805EG4, ADS804EG4 trades half the sampling rate for lower power and cost in mid-speed applications, while ADS803EG4 further reduces speed and performance for ultra-low-power embedded digitization - neither offers 20MSPS capability or 74dB SFDR, making ADS805EG4 the sole option for high-fidelity IF undersampling and studio-grade video capture.
Availability
ADS805EG4 is available at Aetrix Electronics and suitable for studio camera signal chains, IF digitization subsystems, high-speed copier image processors, and automated test equipment requiring stable component supply across extended production lifecycles.
Supply support for ADS805EG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters with decades of precision ADC innovation.
The ADS805EG4 belongs to TI's high-speed pipeline ADC product line, designed specifically for applications demanding wide analog bandwidth, low distortion, and deterministic latency in communications, imaging, and instrumentation systems.
FAQ
What is the maximum sampling rate supported by the ADS805EG4?
The ADS805EG4 supports a maximum sampling rate of 20 million samples per second (20 MSPS), as confirmed by its datasheet specification and timing diagram. This rate is achievable with a minimum convert clock period of 50 ns and requires low-jitter clock sources to maintain specified SNR and SFDR performance. At 20 MSPS, the ADS805EG4 delivers 68 dB SNR and 74 dB SFDR at 9.8 MHz input frequency.
Does the ADS805EG4 include an internal voltage reference?
Yes, the ADS805EG4 integrates an internal bandgap voltage reference that can be configured to output either +1 V or +2.5 V at the VREF pin, depending on the SEL pin connection. When SEL is tied to VREF, the device operates with a 2 Vp-p input range; when SEL is grounded, it uses a 5 Vp-p range. The internal reference tolerance is ±35 mV at 25°C for the 2.5 V setting.
How does the OVR (Over-Range) pin function on the ADS805EG4?
The OVR pin on the ADS805EG4 is an active-HIGH digital output that asserts when the analog input exceeds the selected full-scale range - either below REFB or above REFT. It updates synchronously with the 6-cycle pipeline output, sharing the same latency as data bits. This allows real-time monitoring and closed-loop gain control in front-end signal conditioning circuits without additional timing compensation.
What package type is used for the ADS805EG4?
The ADS805EG4 is packaged in a 28-pin SSOP (Shrink Small Outline Package), designated DB by Texas Instruments. It measures 10.2 mm × 5.3 mm with 0.65 mm lead pitch and includes three +VS pins (16, 27, 28) and two GND pins (17, 24) for optimal power integrity. The package carries RoHS-compliant NiPdAu lead finish and is rated MSL Level-2-260°C-1 Year.
Can the ADS805EG4 interface directly with 3.3V logic systems?
Yes, the ADS805EG4 supports direct interfacing with 3.3V logic through its dedicated VDRV pin (Pin 28), which supplies the digital output drivers independently from the analog +VS supply. By connecting VDRV to a 3.3V rail, the device generates TTL/CMOS-compatible output levels (VOH ≥ 2.4V, VOL ≤ 0.4V) while maintaining full analog performance with +5V on +VS pins.
ADS805EG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS805EG4 FAQ
1.How can I place an order for ADS805EG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS805EG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS805EG4 reliable?
The price and inventory of ADS805EG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS805EG4 is usually 5 days.
3.What payment methods are accepted for ADS805EG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS805EG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS805EG4?
ADS805EG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS805EG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS805EG4?
For technical support, including ADS805EG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS805EG4 requirements.
6.How does Aetrix verify that ADS805EG4 is sourced from the original manufacturer or authorized distributors?
All ADS805EG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS805EG4 meets industry standards.
7.What is the process for return or replacement of ADS805EG4?
All ADS805EG4 units undergo pre-shipment inspection (PSI). If there is an issue with ADS805EG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS805EG4 part is unused and in its original packaging.
Return procedure for ADS805EG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS805EG4 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

