Texas Instruments ADS820U
- Part No.:
- ADS820U
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ADS820U.pdf
- Description:
- IC ADC 10BIT PIPELINED 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS820U from Texas Instruments is a monolithic 10-bit, 20MHz pipeline analog-to-digital converter with internal track-and-hold, reference, and power-down functionality. It operates from a single +5V supply, supports differential or single-ended inputs, delivers 60dB SNR and ±0.2LSB differential linearity error at 10MHz, and targets high-fidelity video digitizing and IF baseband sampling.
For engineers reviewing the ADS820U datasheet, ADS820U pinout, ADS820U application, or ADS820U equivalent, key selection considerations include its 65MHz analog input bandwidth, 6.5-clock-cycle latency, TTL/HCT-compatible CMOS outputs, SO-28 package compatibility, and differential linearity performance validated across –40°C to +85°C.
Technical Context
The ADS820U implements a 9-stage pipelined architecture with 2-bit quantizers per stage and digital error correction logic to guarantee no missing codes and ±0.2LSB DNL at full 20MHz sample rate. Its fully differential track-and-hold accepts ±1.25V to ±3.25V differential input range centered at +2.25V common-mode voltage.
Conversion timing is synchronized to a 50% duty cycle external clock with ≤2ns rise/fall time; aperture jitter is 7ps rms and aperture delay is 2ns. Output coding is selectable between Straight Offset Binary (SOB) and Binary Two's Complement (BTC) via MSBI pin, with 3-state output control via OE pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit - defines 1024 discrete output levels for precise amplitude quantization |
| Max Sampling Rate | 20MSPS - enables real-time digitization of signals up to 10MHz Nyquist bandwidth |
| SNR | 60dB at 10MHz input - provides ≥9.5 effective bits for clean signal reconstruction |
| Differential Linearity Error | ±0.2LSB at 10MHz - ensures monotonicity and absence of missing codes in demanding imaging |
| Analog Input Bandwidth | 65MHz full-power - supports accurate sampling of fast-rising video and communication waveforms |
| Power Consumption | 195mW at +25°C - enables low-thermal-impact integration in dense video front-ends |
| Supply Voltage | +4.75V to +5.25V - compatible with standard 5V logic rails and tolerant of typical board-level ripple |
Pinout & Package
ADS820U is housed in a 28-pin Small Outline (SO-28) package with exposed pad thermal enhancement (θJA = 75°C/W). Pin assignments are optimized for analog/digital separation: ground pins (1,14,25,28) and +VS pins (15,17,20,24) are distributed to minimize supply noise coupling; differential analog inputs (26,27) and reference bypass terminals (21,22,23) are grouped for controlled-impedance routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 14, 25, 28 | GND | Analog and digital ground return paths - must connect directly to analog ground plane |
| 15, 17, 20, 24 | +VS | +5V power supply - requires local 0.1µF ceramic bypassing at each pin |
| 26, 27 | IN / IN | Differential analog input pair - accepts 4Vp-p differential or 4Vp-p single-ended with CM = +2.25V |
| 21, 23 | REFB / REFT | Internal +1.25V bottom and +3.25V top reference bypass - connect 0.1µF capacitors to GND |
| 22 | CM | Common-mode voltage node (+2.25V) - drive external circuitry with ≤0.5µA load to avoid reference ladder nonlinearity |
| 16 | CLK | Falling-edge-triggered convert clock - requires 50% duty cycle, ≤2ns edge rates for optimal AC performance |
| 18 | OE | Output enable - HIGH places all 10-bit data outputs in high-impedance state; internal pull-down |
| 19 | MSBI | Most significant bit inversion control - HIGH selects BTC coding; internal pull-down for SOB default |
| 2–11 | B1–B10 | 10-bit parallel digital output - B1 = MSB, B10 = LSB; TTL/HCT-compatible voltage levels |
| 12, 13 | DNC | Do not connect - no internal connection; must remain unconnected and unstubbed |
Key Features
| Feature | Design Value |
|---|---|
| No missing codes | Guaranteed over full temperature range (–40°C to +85°C) and supply variation, enabling monotonic control-loop feedback |
| Internal reference system | +1.25V and +3.25V buffered references with external bypass capability - eliminates need for external precision references in cost-sensitive designs |
| Wideband track-and-hold | 65MHz full-power analog input bandwidth - preserves fidelity of fast video transients and IF signals without external amplification |
| Low power operation | 195mW at 20MSPS - reduces thermal load in multi-channel video capture systems and enables compact PCB layout |
| Selectable output coding | SOB or BTC via MSBI pin - simplifies interface to FPGA logic (SOB) or DSP processors (BTC) without external level translation |
Applications
| Video Digitizing | CCD Imaging |
|---|---|
Use Scenario: Digitizing composite NTSC/PAL video signals in set-top boxes and cable modems. IC Role / Device Role / Timing Role: Primary ADC capturing luminance/chrominance components at 13.5MHz pixel clock rates with <0.5% differential gain/phase error. Use Value: 60dB SNR and ±0.2LSB DNL preserve color fidelity and eliminate contouring artifacts in decoded video streams. | Use Scenario: Converting analog output from linear CCD arrays in scanners, copiers, and security cameras. IC Role / Device Role / Timing Role: High-speed sampling of photodiode charge packets with precise timing alignment across 1024+ pixel channels. Use Value: 6.5-clock latency and deterministic timing enable synchronous multi-line readout without frame skew. |
| IF Digitization | Baseband Sampling |
Use Scenario: Direct sampling of 30–70MHz intermediate frequency signals in broadband receivers. IC Role / Device Role / Timing Role: Pipeline ADC front-end converting RF downconverted signals prior to digital filtering and demodulation. Use Value: 65MHz analog bandwidth and 67dB SFDR at 500kHz support clean capture of narrowband IF channels with minimal adjacent-channel interference. | Use Scenario: Digitizing baseband I/Q signals in software-defined radio and cellular infrastructure equipment. IC Role / Device Role / Timing Role: Simultaneous sampling of in-phase and quadrature analog paths with matched gain/phase response. Use Value: Differential input architecture and common-mode rejection >60dB suppress shared-noise coupling between I/Q channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS830U | 8-bit resolution, 60MSPS max, no internal reference, SO-28 package | Better speed but lower resolution; requires external reference and driver amplifiers | Choose when system SNR budget allows 8-bit quantization and clock rates exceed 20MHz |
| MAX1186ECM+ | 10-bit, 40MSPS, internal reference, TQFP-48 package, different pinout | Higher sample rate and smaller footprint but incompatible SO-28 layout and distinct timing interface | Choose for space-constrained designs needing >20MSPS where PCB redesign is acceptable |
Compared with ADS830U and MAX1186ECM+, the ADS820U offers optimal balance of 10-bit resolution, integrated reference, SO-28 compatibility, and verified 20MSPS performance for video and communications front-ends - avoiding both external component overhead and layout rework.
Availability
ADS820U is available at Aetrix Electronics and suitable for video digitizing, CCD imaging, and IF/baseband sampling applications requiring stable component supply and long-term industrial availability.
Supply support for ADS820U includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters with over 50 years of innovation in precision signal chain solutions.
The ADS820U belongs to TI's high-speed pipeline ADC product line, engineered specifically for demanding video, imaging, and communications systems where resolution, speed, and analog integrity must coexist within tight power and board-area constraints.
FAQ
What is the maximum sampling rate supported by the ADS820U?
The ADS820U supports a maximum sampling rate of 20 million samples per second (20MSPS), specified across its full operating temperature range of –40°C to +85°C. This rate is validated with a 50% duty cycle clock having ≤2ns rise/fall times. At this rate, the ADS820U maintains 60dB SNR and ±0.2LSB differential linearity error, making it suitable for real-time video and IF digitization tasks where timing accuracy and spectral purity are critical. The ADS820U achieves this performance using its 9-stage pipelined architecture with digital error correction.
Does the ADS820U require external reference components?
No, the ADS820U does not require external reference components for basic operation because it integrates precision +1.25V and +3.25V reference buffers. These internal references establish a 4Vp-p differential full-scale input range centered at +2.25V common-mode voltage. External 0.1µF bypass capacitors on REFB (pin 21), CM (pin 22), and REFT (pin 23) are mandatory for stability, but no external voltage references or trimming networks are needed. The ADS820U can also accept external references if higher accuracy or adjustable full-scale range is required.
How is the output data format selected on the ADS820U?
The ADS820U output data format is selected via the MSBI (Most Significant Bit Inversion) pin (pin 19). When MSBI is LOW or floating (default, due to internal pull-down), the device outputs Straight Offset Binary (SOB) coding where full-scale positive input yields 1111111111. When MSBI is driven HIGH, it outputs Binary Two's Complement (BTC) coding where the MSB is inverted - e.g., full-scale positive becomes 0111111111. This selection is static during conversion and affects all 10 output bits (B1–B10). The ADS820U does not support dynamic format switching mid-conversion.
What is the purpose of the OE (Output Enable) pin on the ADS820U?
On the ADS820U, the OE (Output Enable) pin (pin 18) controls the 3-state output drivers for the 10-bit parallel digital bus (pins B1–B10). When OE is driven HIGH, all outputs enter high-impedance state - electrically disconnecting them from the data bus to prevent contention during shared-bus operation or test modes. When OE is LOW or floating (default, due to internal pull-down), outputs are actively driven with TTL/HCT-compatible logic levels. OE is not intended for dynamic toggling during active conversion cycles, as it may introduce timing uncertainty in data capture.
Can the ADS820U accept single-ended analog inputs?
Yes, the ADS820U can accept single-ended analog inputs by connecting the complementary input (IN, pin 27) to the common-mode voltage (CM, pin 22) while driving the primary input (IN, pin 26) with a 0.25V to 4.25V signal. This configuration yields a 4Vp-p single-ended full-scale range but increases even-order harmonic distortion - particularly above 5MHz - due to reduced common-mode rejection. For best performance in video or communications applications, Texas Instruments recommends differential drive using transformer or op-amp circuits, as documented in the ADS820U datasheet application sections.
ADS820U Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS820U FAQ
1.How can I place an order for ADS820U through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS820U on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS820U reliable?
The price and inventory of ADS820U are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS820U is usually 5 days.
3.What payment methods are accepted for ADS820U?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS820U transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS820U?
ADS820U orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS820U order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS820U?
For technical support, including ADS820U datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS820U requirements.
6.How does Aetrix verify that ADS820U is sourced from the original manufacturer or authorized distributors?
All ADS820U products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS820U meets industry standards.
7.What is the process for return or replacement of ADS820U?
All ADS820U units undergo pre-shipment inspection (PSI). If there is an issue with ADS820U, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS820U part is unused and in its original packaging.
Return procedure for ADS820U:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS820U Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

