Texas Instruments ADS8371IBPFBT
- Part No.:
- ADS8371IBPFBT
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-TQFP
- Datasheet:
-
ADS8371IBPFBT.pdf
- Description:
- IC ADC 16BIT SAR 48TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS8371IBPFBT from Texas Instruments is a 16-bit, 750-kSPS successive approximation register (SAR) analog-to-digital converter with integrated sample-and-hold, onboard reference buffer, and flexible 8-/16-bit parallel interface. It delivers ±1.5 LSB max INL, 88 dB SNR, 110 dB SFDR, and operates over −40°C to +85°C in medical instrumentation and high-accuracy data acquisition systems.
For engineers reviewing the ADS8371IBPFBT datasheet, ADS8371IBPFBT pinout, ADS8371IBPFBT application, or ADS8371IBPFBT equivalent, key selection criteria include unipolar 0 V to 4.096 V input range, 1.13 µs conversion time, CMOS-compatible digital interface, low 130 mW power at full throughput, and TQFP-48 package compatibility with ADS8381/ADS8383.
Technical Context
The ADS8371IBPFBT implements a capacitor-based SAR architecture with inherent sampling and hold, eliminating external S/H requirements. Its internal conversion clock enables deterministic 750-kSPS throughput without external timing sources.
It supports dual-mode digital interfacing: full 16-bit parallel bus (DB0–DB15) or 8-bit byte-read mode via BYTE control, with BUSY-driven status signaling and CS/RD-controlled read sequencing. Analog inputs are differential (+IN/−IN), with −IN limited to −0.2 V to +0.2 V and +IN spanning −0.2 V to VREF + 0.2 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - Provides 65,536 discrete output codes for high-fidelity signal digitization. |
| Sample Rate | 750 kSPS - Enables real-time capture of signals up to ~3 MHz small-signal bandwidth. |
| INL (Max) | ±1.5 LSB - Ensures monotonicity and <0.0023% full-scale linearity error across temperature. |
| SNR | 88 dB - Delivers >14.6 effective bits (ENOB) for precision measurement applications. |
| Power Dissipation | 130 mW at 750 kSPS - Optimized for high-speed, low-power industrial and portable systems. |
| Analog Input Range | 0 V to 4.096 V unipolar - Matches standard 16-bit full-scale reference voltage for direct system integration. |
| Package | 48-pin TQFP (PFB) - Surface-mount footprint with 0.5 mm pitch, qualified for industrial temperature range. |
Pinout & Package
ADS8371IBPFBT is housed in a 48-pin Thin Quad Flat Package (TQFP), designated PFB, with 0.5 mm lead pitch and exposed thermal pad (not electrically connected). The package is RoHS-compliant and rated for −40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +IN | Differential analog input (non-inverting) | Accepts voltage up to VREF + 0.2 V; primary signal path for unipolar 0–4.096 V conversions. |
| −IN | Differential analog input (inverting) | Biased near AGND; accepts −0.2 V to +0.2 V, enabling common-mode rejection and offset cancellation. |
| REFIN | Reference voltage input | Accepts 2.5 V–4.2 V external reference; internally buffered to drive SAR array with low noise. |
| REFM | Reference ground | Dedicated analog ground return for reference circuitry; must be tied to AGND with low-inductance path. |
| CONVST | Convert start trigger | Falling-edge initiated; ends acquisition and starts conversion-timing-critical for synchronization. |
| BUSY | Status output | Active-high open-drain signal indicating conversion in progress; used for interrupt or polling. |
| CS | Chip select | Falling edge initiates acquisition phase; required before RD or BYTE transitions for valid reads. |
| RD | Read strobe | Enables output drivers; latches 16-bit result onto DB[15:0] when CS is low and BYTE is configured. |
| BYTE | Bus width select | Configures 8-bit (BYTE=1) or 16-bit (BYTE=0) read mode; determines DB[15:8] folding behavior. |
| DB0–DB15 | Parallel data outputs | CMOS-compatible 16-bit bus; tri-stated when RD and CS are high; supports 8-bit byte reads via BYTE. |
| +VA | Analog supply | 4.75–5.25 V; powers SAR core, reference buffer, and analog front-end; requires local 0.1 µF decoupling. |
| +VBD | Digital buffer supply | 2.7–5.25 V; powers digital I/O and output drivers; independent of +VA for noise isolation. |
| AGND | Analog ground | Eight dedicated pins (5, 8, 11, 12, 14, 15, 44, 45); must be star-connected to minimize ground bounce. |
| BDGND | Digital ground | Two pins (25, 38); isolated return for +VBD domain; connected to AGND at single point near device. |
Key Features
| Feature | Design Value |
|---|---|
| Onboard reference buffer | Eliminates need for external op-amp buffering; supports direct connection to low-noise references like REF3040. |
| Flexible 8-/16-bit parallel interface | Reduces MCU bus width requirements: 8-bit microcontrollers access full 16-bit result in two cycles via BYTE control. |
| Low aperture jitter (15 ps) | Preserves dynamic performance at high input frequencies; critical for >100 kHz signal fidelity and SFDR >100 dB. |
| Very low offset drift | ±0.25 mV typical offset error over −40°C to +85°C ensures stable baseline in transducer and sensor interfaces. |
| Direct pin compatibility | Shares identical pinout and timing with ADS8381/ADS8383, enabling drop-in upgrades within TI's 16-bit SAR family. |
Applications
| Medical Instrumentation | Optical Networking |
|---|---|
|
Use Scenario: High-resolution ECG and EEG signal digitization in portable diagnostic devices. IC Role / Device Role / Timing Role: Primary ADC capturing low-amplitude bio-potential waveforms at ≥1 kSPS with minimal added noise. Use Value: 88 dB SNR and 110 dB SFDR preserve subtle waveform morphology and harmonic content for clinical interpretation. |
Use Scenario: Monitoring photodiode current in DWDM optical receiver modules. IC Role / Device Role / Timing Role: Precision digitization of calibrated bias and monitoring currents in laser driver feedback loops. Use Value: ±1.5 LSB INL ensures accurate calibration traceability across temperature, supporting ITU-T compliance. |
| Transducer Interface | High-Accuracy Data Acquisition |
|
Use Scenario: Bridge-based strain gauge and RTD measurements in industrial weigh scales and pressure sensors. IC Role / Device Role / Timing Role: Low-drift, high-linearity ADC interfaced with instrumentation amplifiers and precision references. Use Value: Very low offset drift (<±0.25 mV) and gain error (±0.075% FS) maintain accuracy without frequent recalibration. |
Use Scenario: Modular DAQ systems for laboratory and test equipment requiring 16-bit resolution at multi-kSPS rates. IC Role / Device Role / Timing Role: High-throughput ADC with deterministic 1.13 µs conversion time and BUSY-driven interrupt handling. Use Value: 750-kSPS sustained rate with no missing codes enables real-time streaming of multi-channel synchronized data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-precision SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8381IPFBT | Same 48-pin TQFP package and pinout; higher max INL (±2.5 LSB) and lower SNR (87 dB). | Targeted at cost-sensitive industrial controls where 14.5 ENOB suffices; less suitable for medical-grade SNR. | Select when budget constraints outweigh need for best-in-class linearity and noise performance. |
| ADS8364IPFBT | 6-channel simultaneous-sampling variant; same 16-bit resolution but 500-kSPS per channel; different pinout and timing. | Designed for multi-phase motor control and 3-phase power monitoring; not pin-compatible. | Choose for synchronized multi-channel acquisition; requires PCB redesign and firmware adaptation. |
Compared with ADS8371IBPFBT, ADS8381IPFBT trades linearity and noise for lower cost in single-channel systems, while ADS8364IPFBT provides channel simultaneity at reduced per-channel speed and incompatible layout-neither is a drop-in replacement.
Availability
ADS8371IBPFBT is available at Aetrix Electronics and suitable for medical instrumentation, optical networking, transducer interface, and high-accuracy data acquisition systems requiring stable component supply, long-term lifecycle support, and industrial temperature qualification.
Supply support for ADS8371IBPFBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of leadership in precision data converters.
The ADS8371IBPFBT belongs to TI's high-performance SAR ADC product line, engineered for applications demanding 16-bit accuracy, low noise, and deterministic timing in industrial, medical, and test equipment.
FAQ
What is the maximum recommended reference voltage for ADS8371IBPFBT?
The ADS8371IBPFBT supports an external reference voltage range of 2.5 V to 4.2 V at the REFIN pin. Its specified full-scale input span is optimized for 4.096 V, which aligns with standard 16-bit resolution scaling (216 = 65536 steps × 62.5 µV/step). Operation at 4.096 V ensures minimal gain error and maximizes dynamic range utilization. Using voltages outside this range may degrade INL and SNR performance per datasheet Figure 21 and Figure 22.
Does ADS8371IBPFBT require an external conversion clock?
No, ADS8371IBPFBT does not require an external conversion clock. It features an internal oscillator that generates the precise timing needed for its 1.13 µs conversion cycle and 750-kSPS throughput. This eliminates clock routing complexity, jitter sensitivity, and external component count. The only required digital control signals are CONVST (to initiate conversion), BUSY (to monitor status), and CS/RD/BYTE (for data readout), as confirmed in the Timing Characteristics section (pages 6–7) and Principles of Operation (page 24).
Can ADS8371IBPFBT interface directly with an 8-bit microcontroller?
Yes, ADS8371IBPFBT supports direct 8-bit microcontroller interfacing via its BYTE pin. When BYTE = 1, the device outputs the lower byte (D[7:0]) of the 16-bit result on DB[7:0], then folds the upper byte (D[15:8]) onto the same pins during a second read cycle. This eliminates the need for external multiplexing or data alignment logic. The timing diagram in Figure 1 (page 10) and Digital Interface section (page 25) confirm full compatibility with 8-bit bus protocols using CS and RD handshaking.
What is the purpose of the REFM pin on ADS8371IBPFBT?
The REFM pin on ADS8371IBPFBT serves as the dedicated analog ground reference for the internal reference buffer and SAR array. It must be connected to AGND with a low-inductance, low-impedance path-separate from BDGND-to prevent digital switching noise from modulating the reference node. Datasheet page 9 specifies REFM as an input terminal, and Figure 38 (page 23) shows it tied directly to AGND adjacent to REFIN. Improper REFM grounding degrades SNR and increases THD, as verified in typical characteristics (Figures 23–24).
How does the ADS8371IBPFBT handle bipolar input signals?
The ADS8371IBPFBT natively supports unipolar 0 V to VREF inputs, but bipolar signals can be accommodated using external signal conditioning. As shown in Figure 40 (page 25), a THS4031 op-amp in inverting configuration-with DC bias derived from REF3020/REF3040-shifts and scales the input so that the resulting +IN/−IN differential pair remains within the device's absolute ratings (−IN: −0.2 V to +0.2 V; +IN: −0.2 V to VREF + 0.2 V). This preserves 87+ dB SNR and −90 dB THD at 100 kHz, per application note guidance.
ADS8371IBPFBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- microPOWER™
- Package/Case:
- 48-TQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 750k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-TQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS8371IBPFBT FAQ
1.How can I place an order for ADS8371IBPFBT through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS8371IBPFBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS8371IBPFBT reliable?
The price and inventory of ADS8371IBPFBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS8371IBPFBT is usually 5 days.
3.What payment methods are accepted for ADS8371IBPFBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS8371IBPFBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS8371IBPFBT?
ADS8371IBPFBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS8371IBPFBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS8371IBPFBT?
For technical support, including ADS8371IBPFBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS8371IBPFBT requirements.
6.How does Aetrix verify that ADS8371IBPFBT is sourced from the original manufacturer or authorized distributors?
All ADS8371IBPFBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS8371IBPFBT meets industry standards.
7.What is the process for return or replacement of ADS8371IBPFBT?
All ADS8371IBPFBT units undergo pre-shipment inspection (PSI). If there is an issue with ADS8371IBPFBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS8371IBPFBT part is unused and in its original packaging.
Return procedure for ADS8371IBPFBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS8371IBPFBT Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

