Texas Instruments ADS8371IPFBT
- Part No.:
- ADS8371IPFBT
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-TQFP
- Datasheet:
-
ADS8371IPFBT.pdf
- Description:
- IC ADC 16BIT SAR 48TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,962
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS8371IPFBT from Texas Instruments is a 16-bit, 750-kSPS successive approximation register (SAR) analog-to-digital converter with integrated sample-and-hold, onboard reference buffer, and flexible 8-/16-bit parallel interface. It delivers ±0.9 LSB typical INL, 88 dB SNR, and 110 dB SFDR over −40°C to +85°C, targeting high-accuracy data acquisition in medical instruments and optical networking.
For engineers reviewing the ADS8371IPFBT datasheet, ADS8371IPFBT pinout, ADS8371IPFBT application, or ADS8371IPFBT equivalent, key selection considerations include unipolar 0 V to 4.096 V input range, 1.13 µs conversion time, CMOS-compatible digital interface with BUSY/CONVST/CS/RD control, and TQFP-48 package thermal performance (θJA = 86°C/W).
Technical Context
The ADS8371IPFBT employs a capacitor-based SAR architecture with inherent sampling and hold, eliminating need for external S/H circuitry. Its internal conversion clock enables deterministic 750-kSPS throughput without external timing source.
It supports dual-mode digital interfacing: full 16-bit parallel bus (DB0–DB15) or 8-bit multiplexed access via BYTE control, with BUSY signal indicating conversion status and RD/CS coordinating read cycles. Input common-mode rejection is enabled by differential inputs (+IN/−IN), where −IN is restricted to −0.2 V to +0.2 V while +IN spans −0.2 V to VREF + 0.2 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - Full-scale quantization yielding 65,536 discrete output codes for precision measurement systems. |
| Sample Rate | 750 kSPS - Enables real-time capture of signals up to ~3 MHz small-signal bandwidth with 1.13 µs conversion time. |
| INL (typ/max) | ±0.9 / ±1.5 LSB - Ensures monotonicity and end-point linearity critical for closed-loop control and calibration accuracy. |
| SNR / SFDR | 88 dB / 110 dB - Supports high-fidelity digitization of low-level sensor outputs (e.g., magnetometers) with minimal harmonic distortion. |
| Input Range | 0 V to 4.096 V unipolar - Matches standard 4.096 V reference ICs (e.g., REF3040) for optimal LSB scaling (62.5 µV/LSB). |
| Power Dissipation | 130 mW at 750 kSPS - Achieves high dynamic performance within thermal limits of industrial TQFP-48 PCB layouts. |
| Supply Voltages | +VA = 4.75–5.25 V (analog), +VBD = 2.7–5.25 V (digital buffer) - Allows independent noise-isolated power domains. |
Pinout & Package
ADS8371IPFBT is housed in a 48-pin Thin Quad Flat Package (TQFP), PFB designation, with exposed thermal pad (not electrically connected). Package dimensions: 7 mm × 7 mm × 1.0 mm, pitch 0.5 mm. Thermal resistance θJA = 86°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +IN / −IN | Differential analog input | +IN accepts 0 V to VREF + 0.2 V; −IN fixed at −0.2 V to +0.2 V - enables true differential rejection and unipolar operation. |
| REFIN / REFM | Reference voltage input / return | Accepts 2.5 V–4.2 V external reference; requires 0.1 µF decoupling between REFIN and REFM for noise-sensitive high-SFDR operation. |
| CONVST | Convert start trigger | Falling-edge initiates acquisition-to-hold transition; minimum pulse width 40 ns - synchronizes sampling to system timing events. |
| BUSY | Status output | Active-high during conversion (1.13 µs); used for interrupt-driven microcontroller reads or hardware handshaking. |
| CS / RD / BYTE | Control interface | CS enables acquisition; RD latches data onto DB[15:0]; BYTE selects 8-bit (folded) or 16-bit bus mode - supports legacy 8-bit MCU integration. |
| DB0–DB15 | Parallel data output | CMOS-compatible 16-bit bus; 3-state drivers enable direct connection to shared data buses without external transceivers. |
| +VA / AGND / +VBD / BDGND | Power supplies | +VA (analog) and +VBD (digital buffer) are separate rails; AGND/BDGND isolation preserves SNR by preventing digital switching noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Onboard reference buffer | Eliminates need for external op-amp buffer; accepts 2.5–4.2 V reference with ≤1 mA current draw at 750 kSPS - simplifies layout and reduces BOM count. |
| Flexible 8-/16-bit interface | BYTE pin configures DB[15:8] and DB[7:0] for either full 16-bit parallel transfer or two 8-bit cycles - enables compatibility with 8-bit microcontrollers without glue logic. |
| Low aperture jitter (15 ps) | Minimizes sampling uncertainty in high-frequency signal digitization, directly enabling >13.5 ENOB at 100 kHz input - critical for spectral purity in optical network monitoring. |
| Industrial temperature range | Specified from −40°C to +85°C with guaranteed INL/SFDR performance - suitable for embedded instrumentation deployed in non-climate-controlled environments. |
| Low power at high speed | 130 mW at 750 kSPS (26 mA @ +VA = 5 V) - achieves best-in-class power efficiency for 16-bit SAR ADCs, reducing thermal load on dense PCBs. |
Applications
| Medical Instrumentation | Optical Networking Monitoring |
|---|---|
|
Use Scenario: High-resolution digitization of photodiode current outputs in OCT (optical coherence tomography) front-ends. IC Role / Device Role / Timing Role: Primary ADC capturing analog signal chain output with <1.5 LSB INL and 110 dB SFDR to preserve weak interference fringes. Use Value: Enables sub-micron axial resolution by maintaining SNR >87 dB across 99 kHz bandwidth - directly supporting diagnostic image fidelity. |
Use Scenario: Real-time monitoring of laser bias current and photodetector voltage in DWDM transceivers. IC Role / Device Role / Timing Role: Precision ADC sampling analog feedback loops at 750 kSPS with deterministic 1.13 µs conversion latency. Use Value: Supports closed-loop thermal and power stabilization with <±0.5 mV offset drift - ensuring wavelength stability per ITU-T G.694.1. |
| Transducer Interface | Magnetometer Signal Conditioning |
|
Use Scenario: Interfacing strain-gauge or capacitive pressure sensors in industrial process control systems. IC Role / Device Role / Timing Role: High-linearity ADC converting ratiometric bridge outputs with onboard reference buffer eliminating external gain/offset stages. Use Value: Delivers <±1.5 LSB max INL over temperature - enabling <0.1% FS accuracy in calibrated pressure transmitters. |
Use Scenario: Digitizing low-noise fluxgate or AMR magnetometer outputs for navigation-grade compass modules. IC Role / Device Role / Timing Role: Low-noise 16-bit ADC with 88 dB SNR capturing nanotesla-level field variations in Earth's magnetic field. Use Value: Provides >13.5 ENOB at DC–10 kHz - resolving <10 nT field changes required for heading accuracy <0.5°. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8381IPFBT | Pin-compatible 18-bit variant; same 750-kSPS rate but higher resolution (18-bit), increased power (150 mW), and wider INL spec (±3 LSB max). | Used where extended dynamic range (>115 dB SFDR) is prioritized over cost or power; not drop-in due to different code format and timing margins. | Select ADS8381IPFBT only when 18-bit resolution is mandatory and system firmware can handle extended word length and revised timing constraints. |
| AD7606BSTZ | 8-channel simultaneous-sampling 16-bit ADC; 200 kSPS per channel, integrated PGA and reference; differs in architecture (sigma-delta vs SAR), package (64-lead LQFP), and interface (SPI/parallel). | Suitable for multi-sensor synchronized acquisition (e.g., motor phase currents), not single-channel high-throughput applications like ADS8371IPFBT. | Choose AD7606BSTZ for multi-channel systems requiring phase-coherent sampling; ADS8371IPFBT remains optimal for single-channel, 750-kSPS, low-latency use cases. |
Compared with ADS8381IPFBT and AD7606BSTZ, the ADS8371IPFBT provides the highest single-channel throughput (750 kSPS) in a compact 48-pin TQFP, optimized for low-latency, low-jitter digitization where 16-bit resolution suffices and board space is constrained.
Availability
ADS8371IPFBT is available at Aetrix Electronics and suitable for medical instrumentation, optical networking monitoring, and high-accuracy data acquisition systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADS8371IPFBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in precision data converters and industrial-grade IC design.
The ADS8371IPFBT belongs to TI's high-performance SAR ADC product line, engineered for applications demanding high resolution, low noise, and deterministic timing - particularly in test equipment, medical imaging, and communications infrastructure.
FAQ
What is the maximum recommended reference voltage for ADS8371IPFBT?
The ADS8371IPFBT supports an external reference voltage range of 2.5 V to 4.2 V at the REFIN pin. The datasheet specifies 4.096 V as the nominal reference for optimal LSB scaling (62.5 µV/LSB) and full 16-bit performance. Operating above 4.2 V risks violating absolute maximum ratings and degrading INL/SFDR; below 2.5 V reduces dynamic range and increases quantization noise impact.
Does ADS8371IPFBT require an external clock signal?
No, the ADS8371IPFBT does not require an external clock. It uses an internally generated conversion clock that sustains a fixed 750-kSPS throughput with 1.13 µs conversion time. System timing is controlled solely by the CONVST, CS, RD, and BYTE signals - simplifying clock tree design and eliminating jitter sources from external oscillators.
How is the 8-bit interface mode configured on ADS8371IPFBT?
The 8-bit interface mode on ADS8371IPFBT is selected by driving the BYTE pin high. When BYTE = 1, the 16-bit result is folded: DB[15:8] carries D[7:0] (low byte) and DB[7:0] carries D[15:8] (high byte), enabling two consecutive 8-bit reads. This mode maintains pin compatibility with 8-bit microcontrollers without requiring external demultiplexing logic.
What is the purpose of the REFM pins on ADS8371IPFBT?
The REFM pins (pins 47 and 48) serve as the dedicated reference ground return path for the internal reference buffer. They must be connected to a clean, low-impedance analog ground plane - separate from digital ground - and decoupled to REFIN via a 0.1 µF capacitor. This isolation prevents reference noise coupling and ensures stable 16-bit linearity and SFDR performance.
Can ADS8371IPFBT operate with a 3-V digital supply?
Yes, ADS8371IPFBT supports +VBD (digital buffer supply) from 2.7 V to 5.25 V. At +VBD = 3 V, all digital interface specifications (VIH/VIL, timing) remain valid per datasheet Tables 5 and 7. However, +VA (analog supply) must still be 4.75–5.25 V to maintain specified INL, SNR, and SFDR - ensuring analog performance is unaffected by lower digital rail voltage.
ADS8371IPFBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- microPOWER™
- Package/Case:
- 48-TQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 750k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-TQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS8371IPFBT FAQ
1.How can I place an order for ADS8371IPFBT through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS8371IPFBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS8371IPFBT reliable?
The price and inventory of ADS8371IPFBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS8371IPFBT is usually 5 days.
3.What payment methods are accepted for ADS8371IPFBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS8371IPFBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS8371IPFBT?
ADS8371IPFBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS8371IPFBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS8371IPFBT?
For technical support, including ADS8371IPFBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS8371IPFBT requirements.
6.How does Aetrix verify that ADS8371IPFBT is sourced from the original manufacturer or authorized distributors?
All ADS8371IPFBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS8371IPFBT meets industry standards.
7.What is the process for return or replacement of ADS8371IPFBT?
All ADS8371IPFBT units undergo pre-shipment inspection (PSI). If there is an issue with ADS8371IPFBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS8371IPFBT part is unused and in its original packaging.
Return procedure for ADS8371IPFBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS8371IPFBT Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

