Texas Instruments ADS8885IDRCR
- Part No.:
- ADS8885IDRCR
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
ADS8885IDRCR.pdf
- Description:
- IC ADC 18BIT SAR 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS8885IDRCR from Texas Instruments is an 18-bit, 400-kSPS true-differential SAR analog-to-digital converter with no latency output, SPI-compatible serial interface, and 100 dB SNR at 1 kHz. It operates from 2.7 V to 3.6 V AVDD and 1.65 V to 3.6 V DVDD, supports –VREF to +VREF differential input range, and delivers 2.6 mW power dissipation at full speed. It is used in precision medical instrumentation requiring high-resolution, low-noise signal acquisition.
For engineers reviewing the ADS8885IDRCR datasheet, ADS8885IDRCR pinout, ADS8885IDRCR application, or ADS8885IDRCR equivalent, this page provides verified technical context, real-world design meaning of specifications, validated pin functions, confirmed alternative parts for system-level trade-offs, and supply-chain-ready availability details - all grounded in TI's SBAS568A datasheet (December 2013).
Technical Context
The ADS8885IDRCR implements a charge-redistribution SAR architecture with integrated sample-and-hold, enabling true-differential input sampling without external front-end scaling. Its internal clock drives conversion independently of SCLK, and acquisition occurs during automatic power-down between conversions.
It supports three digital interface modes - 3-wire (CONVST as CS), 4-wire (DIN as CS), and daisy-chain - all with optional busy indicator bit. The device features a unique common-mode voltage detection block allowing VCM anywhere from 0 V to VREF while maintaining ≥90 dB CMRR, unlike conventional differential SAR ADCs constrained near mid-scale.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit with no missing codes (NMC) - guarantees monotonicity and full code coverage across full temperature range. |
| Sample Rate | 400 kSPS maximum throughput - enables real-time capture of signals up to ~150 kHz Nyquist bandwidth. |
| SNR / THD | 100 dB SNR, –115 dB THD at 1 kHz - supports >16.3 ENOB for ultra-low-noise sensor digitization. |
| INL / DNL | ±3.0 LSB max INL, +1.5/–1 LSB max DNL - ensures <±0.007% full-scale linearity error for calibration-critical systems. |
| Power Dissipation | 2.6 mW at 400 kSPS, 65 µW at 10 kSPS - scales linearly with throughput, enabling adaptive low-power operation. |
| Input Range | True-differential –VREF to +VREF with 0 V to VREF common-mode range - eliminates need for level-shifting circuitry with bipolar sensors. |
| Reference Range | 2.5 V to 5 V independent of AVDD - allows flexible signal scaling without supply rail constraints. |
Pinout & Package
ADS8885IDRCR is packaged in a 10-pin SON (Small Outline No-lead) package (DRC), thermally enhanced with an exposed pad connected to PCB ground. Pin pitch is 0.5 mm; body size is 3.0 mm × 3.0 mm × 0.9 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 REF | Analog reference input | Accepts 2.5 V–5 V external reference; requires ≥10 µF decoupling capacitor to maintain linearity and noise performance. |
| 2 AVDD | Analog power supply | 2.7 V–3.6 V supply for analog core; must be decoupled to GND with 1 µF capacitor to suppress switching noise. |
| 3 AINP | Noninverting analog input | True-differential input pin; sampled via 55-pF capacitor; supports –0.1 V to VREF + 0.1 V absolute range. |
| 4 AINN | Inverting analog input | True-differential input pin; matched to AINP; enables rejection of common-mode interference up to 90 dB. |
| 5 GND | Analog/digital common ground | Single ground return for AVDD, DVDD, REF, and signal references; thermal pad must connect to this node. |
| 6 CONVST | Conversion start / chip select | Edge-triggered conversion initiator; doubles as CS in 3-wire mode; minimum pulse width 10 ns. |
| 7 DOUT | Digital serial output | SPI-compatible MSB-first data output; tri-state controlled by CONVST or DIN depending on interface mode. |
| 8 SCLK | Serial clock input | Up to 16 MHz clock; falling edge samples DOUT; timing critical for setup/hold compliance in daisy-chain mode. |
| 9 DIN | Digital serial input | Mode selection bit at conversion start; serves as CS in 4-wire mode; requires 7.5 ns setup before CONVST rising edge. |
| 10 DVDD | Digital power supply | 1.65 V–3.6 V I/O supply; independent of AVDD; must be decoupled with 1 µF capacitor near the pin. |
Key Features
| Feature | Design Value |
|---|---|
| True-differential input with wide VCM range | Supports 0 V to VREF common-mode voltage without performance degradation - enables direct connection to bridge sensors and isolated amplifiers. |
| No-latency output | Delivers conversion result immediately after completion with no pipeline delay - essential for closed-loop control and real-time feedback systems. |
| Three configurable serial interface modes | 3-wire (CONVST-CS), 4-wire (DIN-CS), and daisy-chain - reduces GPIO count and simplifies multi-ADC synchronization in dense layouts. |
| Dynamic power scaling | Consumes 65 µW at 10 kSPS and 2.6 mW at 400 kSPS - allows firmware-controlled power/performance trade-off in battery-powered instruments. |
| Integrated sample-and-hold | Charge-redistribution SAR architecture inherently includes S/H - eliminates need for external track-and-hold amplifier and associated layout complexity. |
Applications
| Medical Instrumentation | Precision Process Control |
|---|---|
Use Scenario: Digitizing low-level biopotential signals (ECG, EEG) from differential electrode pairs with high common-mode interference. IC Role / Device Role / Timing Role: Primary 18-bit SAR ADC capturing true-differential inputs at 250–500 kSPS with no latency and minimal external components. Use Value: 100 dB SNR and 90 dB CMRR enable clean acquisition without analog front-end filtering or gain staging, reducing BOM and board area. |
Use Scenario: High-accuracy measurement of pressure, flow, or temperature transducer outputs in industrial PLC analog input modules. IC Role / Device Role / Timing Role: Precision ADC interfacing with ratiometric or isolated sensor bridges, operating over –40°C to +85°C with stable INL. Use Value: ±3 LSB max INL and ±0.01% FSR gain error ensure sub-0.01% total measurement uncertainty without per-unit calibration. |
| Battery-Powered Test Equipment | ATE Signal Acquisition |
Use Scenario: Portable handheld multimeter or oscilloscope probe digitizing DC/low-frequency AC signals with autoranging capability. IC Role / Device Role / Timing Role: Low-power 18-bit ADC supporting dynamic sample rate adjustment (10 kSPS to 400 kSPS) to extend battery life. Use Value: 65 µW power at 10 kSPS and 2.6 mW at full speed allow runtime optimization - e.g., 10× longer battery life at reduced resolution modes. |
Use Scenario: High-channel-count automated test system acquiring synchronized voltage/current waveforms from DUTs under stress conditions. IC Role / Device Role / Timing Role: Daisy-chainable ADC enabling compact, scalable channel expansion with deterministic timing and no inter-device skew. Use Value: Daisy-chain mode with shared SCLK/CONVST eliminates per-channel control lines, cutting routing congestion and improving channel density by >30%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8865IDRCT | 16-bit, 400-kSPS, same SON-10 package, identical pinout, but lower resolution and 94 dB SNR. | Lower cost for applications where 16-bit resolution suffices (e.g., general-purpose DAQ, non-critical sensor monitoring). | Select when system ENOB ≤ 15.5 bits is acceptable and BOM cost reduction is prioritized over ultimate precision. |
| ADS8881IPWR | 18-bit, 1-MSPS, TSSOP-16 package, higher speed, wider AVDD (2.7–5.5 V), but no daisy-chain support and larger footprint. | Higher throughput required (e.g., ultrasonic imaging, fast transient capture), with space for larger package and additional decoupling. | Select when >400 kSPS is mandatory and layout can accommodate TSSOP-16; avoid if daisy-chain or miniaturization is critical. |
Compared with ADS8885IDRCR, ADS8865IDRCT trades 2 bits of resolution and 6 dB SNR for lower cost and identical integration, while ADS8881IPWR delivers 2.5× higher throughput at the expense of package size, interface flexibility, and power efficiency at low speeds.
Availability
ADS8885IDRCR is available at Aetrix Electronics and suitable for precision medical instrumentation, industrial process control systems, and portable battery-powered test equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for ADS8885IDRCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision data converters and industrial-grade IC design.
The ADS8885IDRCR belongs to TI's 18-bit SAR ADC family designed for high-accuracy, low-power, true-differential signal acquisition in medical, test, and industrial applications where resolution, noise, and power scalability are critical.
FAQ
What is the maximum sample rate of the ADS8885IDRCR?
The ADS8885IDRCR achieves a maximum throughput rate of 400 kSPS with no latency output. This is specified under conditions of AVDD = 3 V, DVDD = 3 V, VREF = 5 V, and fSAMPLE = 400 kSPS. Conversion time ranges from 500 ns to 1300 ns, and acquisition time is fixed at 1200 ns, enabling deterministic timing for real-time control loops.
Does the ADS8885IDRCR support true-differential input with variable common-mode voltage?
Yes, the ADS8885IDRCR supports true-differential input with a common-mode voltage (VCM) ranging from 0 V to VREF, maintaining ≥90 dB CMRR across that range. Unlike conventional SAR ADCs, its internal common-mode detection block removes the restriction of fixing VCM near VREF/2, allowing direct interfacing with unconditioned differential sensors such as strain gauges and isolated amplifiers.
What digital interface options does the ADS8885IDRCR offer?
The ADS8885IDRCR supports three SPI-compatible interface configurations: 3-wire mode (CONVST as chip select), 4-wire mode (DIN as chip select), and daisy-chain mode for cascading multiple devices. All modes support optional busy indicator bit and operate up to 16 MHz SCLK, with timing parameters fully characterized across –40°C to +85°C.
What is the power consumption of the ADS8885IDRCR at different sample rates?
The ADS8885IDRCR scales power linearly with throughput: 2.6 mW at 400 kSPS, 0.65 mW at 100 kSPS, and 65 µW at 10 kSPS (all at AVDD = 3 V). Power-down current is 50 nA. This scalability enables firmware-driven energy optimization in battery-powered instruments without sacrificing resolution or accuracy.
Which package does the ADS8885IDRCR use, and what are its thermal characteristics?
The ADS8885IDRCR uses the SON-10 (DRC) package - a 3.0 mm × 3.0 mm, 0.5 mm pitch, thermally enhanced no-lead package with exposed thermal pad. Its junction-to-board thermal resistance (θJB) is 45.9 °C/W, and junction-to-ambient (θJA) is 111.1 °C/W, enabling reliable operation up to +85°C ambient with standard PCB copper pour under the thermal pad.
ADS8885IDRCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- microPOWER™
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 400k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 1.65V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 10-VSON (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS8885IDRCR FAQ
1.How can I place an order for ADS8885IDRCR through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS8885IDRCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS8885IDRCR reliable?
The price and inventory of ADS8885IDRCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS8885IDRCR is usually 5 days.
3.What payment methods are accepted for ADS8885IDRCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS8885IDRCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS8885IDRCR?
ADS8885IDRCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS8885IDRCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS8885IDRCR?
For technical support, including ADS8885IDRCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS8885IDRCR requirements.
6.How does Aetrix verify that ADS8885IDRCR is sourced from the original manufacturer or authorized distributors?
All ADS8885IDRCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS8885IDRCR meets industry standards.
7.What is the process for return or replacement of ADS8885IDRCR?
All ADS8885IDRCR units undergo pre-shipment inspection (PSI). If there is an issue with ADS8885IDRCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS8885IDRCR part is unused and in its original packaging.
Return procedure for ADS8885IDRCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS8885IDRCR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

