Texas Instruments ADS8910BRGET
- Part No.:
- ADS8910BRGET
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
ADS8910BRGET.pdf
- Description:
- IC ADC 18BIT SAR 24VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS8910BRGET from Texas Instruments is an 18-bit, 1-MSPS successive approximation register (SAR) analog-to-digital converter with integrated reference buffer and low-dropout regulator (LDO). It delivers ±0.5-LSB INL, 102.5-dB SNR, and operates from a single 5-V analog supply (RVDD) and 1.65–5.5-V digital supply (DVDD), targeting high-precision data acquisition in test equipment and medical imaging systems.
For engineers reviewing the ADS8910BRGET datasheet, ADS8910BRGET pinout, ADS8910BRGET application, or ADS8910BRGET equivalent, key selection factors include its enhanced-SPI interface (20-MHz SCLK at 1-MSPS), integrated LDO enabling single-supply operation, differential unipolar input range of ±VREF (2.5–5 V), and extended temperature range (–40°C to +125°C).
Technical Context
The ADS8910BRGET implements a SAR architecture with no latency output and uses TI's enhanced-SPI protocol-supporting configurable parity bits and quiet-time insertion-to reduce system clocking complexity while maintaining full 18-bit throughput. Its internal LDO powers the analog core, decoupled via DECAP pins, and the reference buffer drives REFIN with <250-µV offset and no droop.
Functional modes include standard conversion triggered by CONVST, asynchronous reset via RST, and programmable power-down for ADC and reference buffer modules. The device supports both SPI-compatible and source-synchronous serial interfaces, with RVS serving as a multifunction status strobe synchronized to data output timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - guarantees no missing codes and enables sub-ppm measurement precision in high-end instrumentation. |
| Sample Rate | 1-MSPS - supports real-time capture of fast transients without pipeline latency or FIFO buffering. |
| INL / DNL | ±0.5 LSB / ±0.2 LSB - ensures accurate representation of linear sensor outputs and calibrated signal chains. |
| SNR / THD | 102.5 dB / –125 dB - enables clean digitization of low-distortion sine waves up to 2 kHz for spectral analysis. |
| Reference Range | 2.5 V to 5 V on REFIN - allows flexible scaling with external references or internal buffered VREF generation. |
| Supply Range | RVDD: 3–5.5 V; DVDD: 1.65–5.5 V - permits mixed-voltage system integration and low-power operation down to 21 mW at 1-MSPS. |
| Operating Temp | –40°C to +125°C - qualified for under-hood automotive sensing, industrial PLCs, and ruggedized medical hardware. |
Pinout & Package
The ADS8910BRGET is housed in a 24-pin VQFN package (4 mm × 4 mm, RGE suffix) with exposed thermal pad connected to GND. Pin functions are validated per TI SBAS707B Rev B datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINP / AINM | Differential analog input | Accepts ±VREF unipolar differential signals; input capacitance drops to 4 pF in hold mode for stable sampling. |
| REFIN / REFM | External reference interface | REFIN accepts 2.5–5-V reference; REFM is reference ground-must be isolated from system AGND for optimal PSRR. |
| REFBUFOUT (pins 5,7) | Reference buffer I/O | Internal buffer output and external reference input; pins 5 and 7 must be shorted externally for proper biasing. |
| RVDD / DVDD | Analog/digital supplies | RVDD powers analog core (3–5.5 V); DVDD powers digital interface (1.65–5.5 V); independent regulation reduces noise coupling. |
| CONVST / RST | Conversion start / reset | Edge-triggered CONVST initiates acquisition; asynchronous active-low RST forces full internal reset and register default state. |
| CS / SCLK / SDI / SDO-x | Enhanced-SPI interface | 4-bit parallel SDO (SDO-0 to SDO-3) outputs 18-bit data + parity; CS enables bus control; SCLK up to 20 MHz at 1-MSPS. |
| RVS | Status strobe output | Multifunction pin indicating ADCST status when CS high; synchronizes data valid window during read cycles when CS low. |
| DECAP (pins 13,14) | LDO decoupling terminals | Connect external capacitor (1 µF typical) between pins 13/14 and GND to stabilize internal LDO output at 2.85 V. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LDO | Eliminates need for external analog supply rail-generates stable 2.85-V LDO output from RVDD, reducing BOM count and layout area. |
| Low-droop reference buffer | Delivers <250-µV offset and zero droop during conversion, enabling direct connection to high-impedance external references without settling error. |
| Enhanced-SPI with parity | Appends configurable parity bit to 18-bit output stream, allowing host-side validation of data integrity in noisy industrial environments. |
| Quiet-time insertion | Inserts programmable delay between conversion completion and data transfer, preventing metastability during high-speed SCLK transitions. |
| Multi-supply flexibility | Separate RVDD and DVDD rails permit independent voltage optimization-e.g., 5-V analog headroom with 1.8-V FPGA interface compatibility. |
Applications
| Test and Measurement Equipment | Medical Imaging Signal Chain |
|---|---|
Use Scenario: High-resolution waveform capture in portable oscilloscopes and automated test equipment requiring >16-bit ENOB at 1-MSPS. IC Role / Device Role / Timing Role: Primary SAR ADC digitizing conditioned analog front-end outputs; CONVST-synchronized sampling ensures deterministic latency. Use Value: 102.5-dB SNR and ±0.5-LSB INL enable accurate reconstruction of low-amplitude harmonics and DC-coupled transients without post-calibration. | Use Scenario: Digitizing photodiode or CT detector outputs in ultrasound and X-ray systems where linearity and noise floor directly impact image contrast resolution. IC Role / Device Role / Timing Role: Precision ADC in analog signal path; integrated reference buffer eliminates external op-amp stage, reducing component count and thermal drift. Use Value: No-missing-codes performance and –125-dB THD preserve fine-grained tissue differentiation in reconstructed images, especially at low signal levels. |
| High-Speed Industrial DAQ | Automotive Sensor Fusion Hub |
Use Scenario: Multi-channel synchronized acquisition in motor drive current sensing and vibration monitoring systems operating across –40°C to +125°C ambient. IC Role / Device Role / Timing Role: Standalone ADC interfacing to FPGA or ARM Cortex-M7 MCU via enhanced-SPI; RVS strobe enables precise data capture alignment. Use Value: Extended temperature rating and 21-mW power dissipation allow direct mounting near heat sources without thermal derating or forced cooling. | Use Scenario: Consolidated analog input for radar, IMU, and cabin pressure sensors in ADAS domain controllers requiring deterministic timing and functional safety compliance. IC Role / Device Role / Timing Role: Safety-relevant ADC providing traceable conversion timestamps via CONVST edge and RVS strobe; parity-enabled data transmission supports ASIL-B diagnostics. Use Value: Integrated LDO and reference buffer reduce failure modes versus discrete solutions, while 18-bit resolution supports dynamic range requirements of multi-sensor fusion algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8920BRGET | 16-bit resolution, 2-MSPS max, same 24-pin VQFN package and enhanced-SPI interface. | Higher speed but lower resolution; suitable where bandwidth dominates over DC accuracy. | Select ADS8920BRGET when system requires faster sampling and can trade 2-bit resolution for 2× throughput and reduced processing latency. |
| AD7606C-18BSTZ | 18-bit, 1-MSPS, but uses parallel interface and external reference; no integrated LDO or reference buffer. | Requires additional support components (reference IC, LDO, decoupling), increasing board area and design effort. | Choose AD7606C-18BSTZ only if legacy parallel bus architecture exists or when maximum flexibility in reference selection outweighs integration benefits. |
Compared with ADS8920BRGET and AD7606C-18BSTZ, the ADS8910BRGET uniquely combines 18-bit precision, integrated LDO/reference buffer, and enhanced-SPI in a compact VQFN-reducing total solution size and simplifying power delivery while maintaining deterministic timing for safety-critical DAQ.
Availability
ADS8910BRGET is available at Aetrix Electronics and suitable for test and measurement equipment, medical imaging subsystems, and high-speed industrial data acquisition requiring stable component supply and long-term production continuity.
Supply support for ADS8910BRGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in precision data converters and industrial-grade signal chain solutions.
The ADS891xB family-including ADS8910BRGET-is designed for high-accuracy, high-throughput data acquisition in demanding environments where integration, reliability, and extended temperature operation are critical.
FAQ
What is the maximum sample rate supported by the ADS8910BRGET?
The ADS8910BRGET supports a maximum sample rate of 1 million samples per second (1-MSPS), with no latency output and deterministic timing controlled by the CONVST signal. This rate is achievable with a 20-MHz SCLK using TI's enhanced-SPI interface, and the device maintains full 18-bit resolution and specified AC/DC performance across its entire operating temperature range (–40°C to +125°C).
Does the ADS8910BRGET require an external reference voltage?
The ADS8910BRGET does not require an external reference voltage but supports it via the REFIN pin (2.5–5 V range). It includes an integrated low-droop reference buffer that can condition an external reference or accept a buffered internal VREF. When using the internal reference buffer, external decoupling (10–22 µF ceramic capacitor on REFBUFOUT) is mandatory for stability and accuracy.
How does the enhanced-SPI interface of the ADS8910BRGET differ from standard SPI?
The ADS8910BRGET enhanced-SPI interface adds configurable parity bit output, quiet-time insertion between conversion and data transfer, and support for both SPI-compatible and source-synchronous protocols. Unlike standard SPI, it uses four parallel SDO lines (SDO-0 to SDO-3) to output 18-bit data plus parity in fewer clock cycles, reducing required SCLK frequency to 20 MHz at 1-MSPS-simplifying PCB layout and EMI filtering.
What power supply configurations are supported by the ADS8910BRGET?
The ADS8910BRGET supports dual independent supplies: RVDD (3–5.5 V) for the analog core and DVDD (1.65–5.5 V) for the digital interface. An integrated LDO generates 2.85 V from RVDD to power internal circuitry, eliminating the need for a separate analog supply rail. Decoupling capacitors are required on RVDD, DVDD, DECAP, and REFBUFOUT pins per TI SBAS707B layout guidelines.
Is the ADS8910BRGET pin-compatible with other devices in the ADS891xB family?
Yes, the ADS8910BRGET is pin-to-pin compatible with ADS8912BRGET (500-kSPS) and ADS8914BRGET (250-kSPS) within the same RGE (24-pin VQFN) package. This allows scalable performance selection without PCB redesign-only firmware and timing configuration need adjustment to match the target sample rate and power budget of each variant.
ADS8910BRGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 3V ~ 5.5V
- Voltage - Supply, Digital:
- 1.65V ~ 5.5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 24-VQFN (4x4)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS8910BRGET FAQ
1.How can I place an order for ADS8910BRGET through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS8910BRGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS8910BRGET reliable?
The price and inventory of ADS8910BRGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS8910BRGET is usually 5 days.
3.What payment methods are accepted for ADS8910BRGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS8910BRGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS8910BRGET?
ADS8910BRGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS8910BRGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS8910BRGET?
For technical support, including ADS8910BRGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS8910BRGET requirements.
6.How does Aetrix verify that ADS8910BRGET is sourced from the original manufacturer or authorized distributors?
All ADS8910BRGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS8910BRGET meets industry standards.
7.What is the process for return or replacement of ADS8910BRGET?
All ADS8910BRGET units undergo pre-shipment inspection (PSI). If there is an issue with ADS8910BRGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS8910BRGET part is unused and in its original packaging.
Return procedure for ADS8910BRGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS8910BRGET Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

