My Inquiry
My Account
Texas Instruments ADS900E/1K
- Part No.:
- ADS900E/1K
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADS900E/1K.pdf
- Description:
- IC ADC 10BIT PIPELINED 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,048
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS900E/1K from Texas Instruments is a 10-bit, 20MHz pipelined analog-to-digital converter (ADC) with internal reference, single-ended 1V–2V input range, 350MHz small-signal analog bandwidth, and SSOP-28 package. It delivers 49dB SNR at 500kHz and ±0.7LSB differential linearity for imaging and communications signal acquisition.
For engineers reviewing the ADS900E/1K datasheet, ADS900E/1K pinout, ADS900E/1K application, or ADS900E/1K equivalent, key selection considerations include its 5-cycle data latency, TTL/HCT-compatible CMOS outputs, +2.7V to +3.7V supply operation, and support for both single-ended and differential input configurations in portable instrumentation and IF/baseband systems.
Technical Context
The ADS900E/1K employs a 9-stage pipelined architecture with 2-bit quantizers per stage and digital error correction to guarantee no missing codes and ±0.7LSB DNL at 20Msps. Its track-and-hold supports 350MHz small-signal bandwidth and 100MHz full-power bandwidth, enabling undersampling applications up to Nyquist.
It integrates dual internal references (+1.75V top, +1.25V bottom), generates a 1.5V common-mode voltage at pin 26 (CM), and provides unbuffered +1VREF at pin 23. Digital outputs use dedicated LVDD (pin 2) for level-shiftable CMOS drive, with 5ns aperture jitter and 2ns overvoltage recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit - guarantees 1024 distinct output codes with no missing codes across temperature. |
| Sampling Rate | 20Msps - supports real-time digitization of IF signals up to 10MHz without aliasing in baseband mode. |
| Supply Voltage | +2.7V to +3.7V - enables direct interface with +3V system rails; LVDD pin allows independent logic-level control. |
| SNR @ 500kHz | 49dB - provides >9 effective bits (ENOB ≈ 8.2) for high-fidelity signal capture in test equipment. |
| Differential Linearity | ±0.7LSB max - ensures monotonic transfer function critical for imaging and video reconstruction. |
| Analog Input Bandwidth | 350MHz (small-signal) - permits accurate sampling of fast-rising pulses and wideband RF/IF signals. |
| Data Latency | 5 clock cycles - defines minimum pipeline delay between sample initiation and valid output data. |
| Power Dissipation | 52mW at +3V - enables thermally constrained portable designs without active cooling. |
Pinout & Package
ADS900E/1K is housed in a 28-pin SSOP (DB) package with 0.635mm pitch, JEDEC MO-153 compliant, MSL Level-1 (unlimited reflow), and RoHS-compliant NiPdAu finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 18, 28 | +VS | Analog supply input - must be decoupled locally with 0.1µF ceramic capacitor; all three pins tied internally. |
| 2 | LVDD | Dedicated logic driver supply - sets CMOS output voltage levels (VOH/VOL); independent of +VS. |
| 3–12 | Bit 10 to Bit 1 | 10-bit straight offset binary data outputs (D0–D9, LSB to MSB) - 3-state controlled by OE (pin 16). |
| 13, 14, 19, 20 | GND | Analog ground - all four pins must connect to low-impedance analog ground plane; no digital return paths. |
| 15 | CLK | Convert clock input - accepts +3V/+5V CMOS; requires <2ns rise/fall time and ≤±10% duty cycle for full spec. |
| 16 | OE | Output enable (active low) - floating or logic low enables outputs; internal 50kΩ pull-down ensures default active state. |
| 17 | Pwrdn | Power-down control (active high) - reduces supply current by ~70%; outputs enter 3-state; 5-cycle invalid data on wake-up. |
| 21, 25 | LpBy / LnBy | Positive/negative ladder bypass - connect 0.1µF capacitors to improve internal reference stability and noise rejection. |
| 22 | NC | No connection - must remain unconnected; not internally bonded. |
| 23 | 1VREF | Unbuffered +1.0V reference output - not for load driving; leave unconnected unless used for external biasing with minimal current. |
| 24, 27 | IN / IN | Differential analog inputs - in single-ended mode, IN (27) is signal input, IN (24) connects to CM (pin 26) for bias. |
| 26 | CM | Common-mode voltage output (+1.5V) - used to bias input drivers or level-shift signal sources; derived from internal resistor ladder. |
Key Features
| Feature | Design Value |
|---|---|
| Digital error correction | Guarantees no missing codes and ±0.7LSB DNL across –40°C to +85°C, eliminating calibration in production test. |
| Wideband track-and-hold | 350MHz small-signal bandwidth enables accurate digitization of fast transients and multi-MHz IF signals. |
| Internal dual-reference system | +1.75V and +1.25V buffered references generate stable 1.5V CM and support DC-coupled input conditioning. |
| 5-cycle deterministic latency | Enables precise timing synchronization in closed-loop systems and deterministic FPGA-based data capture pipelines. |
| Independent LVDD supply | Allows interfacing directly to 3V logic families while maintaining analog supply integrity; isolates digital switching noise. |
| Low-aperture-jitter architecture | 7ps rms aperture jitter limits SNR degradation - critical for undersampling >5MHz input frequencies. |
Applications
| Portable Instrumentation | IF and Baseband Communications |
|---|---|
|
Use Scenario: Handheld spectrum analyzers and portable oscilloscopes requiring compact, low-power ADCs with high dynamic range. IC Role / Device Role / Timing Role: Primary digitizer capturing 10MHz IF signals with 49dB SNR and 53dB SFDR at 20Msps. Use Value: Enables battery-operated field instruments to achieve lab-grade spectral purity without external amplification or calibration. |
Use Scenario: Cable modem upstream receivers digitizing 5–68MHz DOCSIS channels in compact headend modules. IC Role / Device Role / Timing Role: Pipeline ADC performing undersampling of 30MHz+ IF bands with 350MHz analog input bandwidth. Use Value: Eliminates need for image-reject mixers and anti-alias filters, reducing BOM cost and PCB area in broadband access hardware. |
| Cable Modems | Set-Top Boxes |
|
Use Scenario: Upstream channel acquisition in DOCSIS 3.0/3.1 modems where SNR and SFDR directly impact upstream throughput. IC Role / Device Role / Timing Role: High-linearity ADC converting analog upstream bursts into 10-bit digital samples at 20Msps. Use Value: Delivers 50dB+ SFDR at 10MHz input, meeting DOCSIS spectral mask requirements without post-processing correction. |
Use Scenario: Video digitization path in HD set-top boxes supporting composite/S-video inputs with NTSC/PAL decoding. IC Role / Device Role / Timing Role: ADC providing 2.3% differential gain and 1° differential phase accuracy for broadcast video fidelity. Use Value: Meets ITU-R BT.470 color fidelity specs without external video DAC calibration or gamma correction circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed pipeline ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS901E/1K | 12-bit resolution, 10Msps max, same SSOP-28 package and pinout; higher SNR (54dB) but lower speed and power (45mW). | Better ENOB for precision test equipment; unsuitable for 20Msps IF sampling or undersampling above 5MHz. | Select ADS901E/1K only when resolution >10 bits is mandatory and sampling rate ≤10Msps suffices. |
| MAX1186ECM+ | 10-bit, 40Msps, +3V supply, but uses LQFP-48 package and requires external reference; no integrated CM or 1VREF. | Higher speed enables wider IF bandwidths; lacks internal biasing aids, increasing layout complexity and BOM count. | Choose MAX1186ECM+ only when >20Msps is required and board space allows larger package and external reference design. |
Compared with ADS900E/1K, ADS901E/1K trades speed for resolution and lower power, while MAX1186ECM+ offers double the sampling rate at the cost of pinout compatibility and reference integration - making ADS900E/1K optimal for space-constrained 20Msps applications needing self-contained biasing.
Availability
ADS900E/1K is available at Aetrix Electronics and suitable for portable instrumentation, IF/baseband communications, and cable modem designs requiring stable component supply, long-lifecycle support, and tape-and-reel delivery for SMT assembly.
Supply support for ADS900E/1K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters, with decades of expertise in precision signal chain solutions.
The ADS900E/1K belongs to TI's high-speed pipeline ADC product line, designed specifically for demanding communications, imaging, and portable test equipment where integration, low power, and guaranteed linearity are essential.
FAQ
What is the maximum sampling rate supported by the ADS900E/1K?
The ADS900E/1K is fully specified and guaranteed to operate at 20 million samples per second (20Msps). Electrical characteristics including SNR, SFDR, and DNL are validated at this rate across the full temperature range (–40°C to +85°C). Operation beyond 20Msps is not characterized and may result in degraded performance or timing violations.
Does the ADS900E/1K require an external reference voltage?
No, the ADS900E/1K does not require an external reference. It integrates a complete internal reference system with +1.75V and +1.25V buffered outputs, generating a stable 1.5V common-mode voltage (CM) and an unbuffered +1.0V reference (1VREF). These are sufficient for all standard single-ended and differential input configurations.
How many clock cycles of latency does the ADS900E/1K exhibit?
The ADS900E/1K has a fixed data latency of exactly 5 clock cycles from the rising edge of the convert clock (CLK) to valid output data. This deterministic latency is maintained across all operating conditions and is critical for timing-critical applications such as synchronized multi-channel capture or real-time feedback loops.
Can the ADS900E/1K operate with a single-ended input configuration?
Yes, the ADS900E/1K supports single-ended operation. In this mode, the analog input is applied to pin 27 (IN), while pin 24 (IN) is connected to the common-mode voltage output (CM, pin 26) at +1.5V. The internal track-and-hold converts the single-ended signal to differential form, providing 2× gain and improved SNR performance.
What is the purpose of the LVDD pin on the ADS900E/1K?
The LVDD pin (pin 2) supplies power exclusively to the digital output drivers of the ADS900E/1K. It enables independent control of output logic levels - for example, setting LVDD = +3V allows direct interfacing with 3V FPGA or ASIC I/O banks, while decoupling digital switching noise from the analog supply (+VS).
Is the ADS900E/1K pin-compatible with other devices in the ADS900 family?
Yes, the ADS900E/1K shares identical pinout, package (SSOP-28), and electrical interface with all ADS900 variants including ADS900E, ADS900E.B, and ADS900E/1K.B. Differences are limited to packaging format (tape-and-reel vs. tube) and lifecycle status - not functional or mechanical compatibility.
ADS900E/1K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SpeedPlus™
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.7V
- Voltage - Supply, Digital:
- 2.7V ~ 3.7V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS900E/1K FAQ
1.How can I place an order for ADS900E/1K through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS900E/1K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS900E/1K reliable?
The price and inventory of ADS900E/1K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS900E/1K is usually 5 days.
3.What payment methods are accepted for ADS900E/1K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS900E/1K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS900E/1K?
ADS900E/1K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS900E/1K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS900E/1K?
For technical support, including ADS900E/1K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS900E/1K requirements.
6.How does Aetrix verify that ADS900E/1K is sourced from the original manufacturer or authorized distributors?
All ADS900E/1K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS900E/1K meets industry standards.
7.What is the process for return or replacement of ADS900E/1K?
All ADS900E/1K units undergo pre-shipment inspection (PSI). If there is an issue with ADS900E/1K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS900E/1K part is unused and in its original packaging.
Return procedure for ADS900E/1K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS900E/1K Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
