Texas Instruments ADS901E/1KG4
- Part No.:
- ADS901E/1KG4
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADS901E/1KG4.pdf
- Description:
- IC ADC 10BIT PIPELINED 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,188
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADS901E/1KG4 from Texas Instruments is a 10-bit, 20 MSPS pipelined analog-to-digital converter operating from a +3V single supply, featuring digital error correction, wideband track/hold (350 MHz small-signal bandwidth), and external reference control for adjustable full-scale input range. It delivers 53 dB SNR at 500 kHz and guarantees no missing codes-used in high-fidelity video digitization and portable test instrumentation.
For engineers reviewing the ADS901E/1KG4 datasheet, ADS901E/1KG4 pinout, ADS901E/1KG4 application, or ADS901E/1KG4 equivalent, key selection criteria include sampling rate vs. SFDR trade-offs, external reference voltage sourcing (REFT/REFB), power-down timing (133 ns enable), CMOS-compatible 3-state outputs, and SSOP-28 thermal performance (θJA = 89°C/W).
Technical Context
The ADS901E/1KG4 implements a 9-stage pipelined quantizer architecture with two-bit per stage resolution and redundant bits fed into digital error correction logic to ensure ±0.8 LSB differential linearity at 500 kHz and no missing codes across temperature (–40°C to +85°C). Its fully differential track/hold supports both single-ended and differential input configurations via programmable common-mode voltage (VCM = (REFT + REFB)/2).
Timing is synchronized to an external CMOS clock with 5-cycle data latency; output coding is Straight Offset Binary (SOB), and digital I/O uses dedicated LVDD (pin 2) for level-shiftable 3-state CMOS outputs. Power-down mode reduces dissipation from 49 mW to 15 mW while placing outputs in high-impedance state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit - guarantees monotonic transfer function and no missing codes over full operating range. |
| Max Sampling Rate | 20 MSPS - enables digitization of baseband video signals (e.g., NTSC/PAL) and undersampling of IF signals up to 81 MHz. |
| SNR @ 500 kHz | 53 dB - corresponds to ~8.5 effective bits; defines dynamic range for low-frequency precision acquisition. |
| SFDR @ 9 MHz | 45 dBFS - limits spurious-free resolution in communications receivers and spectrum analyzers. |
| Analog Input Bandwidth | 350 MHz (small-signal) - supports fast transient capture and wideband signal conditioning without external amplification. |
| Power Dissipation | 49 mW @ 20 MSPS, +3V - enables battery-powered operation in camcorders and portable scopes with thermal margin in SSOP-28. |
| Aperture Jitter | 7 ps rms - sets theoretical SNR limit of 62 dB at 9 MHz; critical for high-frequency undersampling accuracy. |
Pinout & Package
ADS901E/1KG4 is housed in a 28-pin Shrink Small Outline Package (SSOP-28), 5.3 mm × 10.2 mm body, 0.65 mm pitch, JEDEC MO-153 compliant, with θJA = 89°C/W and moisture sensitivity level (MSL) 2 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +VS (Pins 1, 18, 28) | Analog supply input | Accepts +2.7V to +3.7V; powers internal analog circuitry including T/H and pipeline stages; requires local 0.1 µF ceramic bypassing. |
| LVDD (Pin 2) | Digital output driver supply | Independent 3V rail for CMOS output buffers; sets VOH (≥2.4 V) and VOL (≤0.4 V); decoupling isolates digital noise from analog core. |
| CLK (Pin 15) | Convert clock input | CMOS-compatible edge-triggered input; 50% duty cycle recommended; 2 ns rise/fall time required for full 20 MSPS performance. |
| OE (Pin 16) | Output enable (active low) | Drives all 10-bit parallel outputs into high-impedance state when logic HIGH; internal 50 kΩ pull-down allows floating for normal operation. |
| Pwrdn (Pin 17) | Power-down control | Active-high signal disabling internal bias currents; 133 ns enable time; outputs enter 3-state; recovery requires 5 invalid clock cycles. |
| REFT / REFB (Pins 22 / 24) | Reference top/bottom inputs | Set full-scale range (FSR = REFT – REFB); internal 4 kΩ ladder draws ~250 µA; bypassing with 0.1 µF ceramics suppresses clock feedthrough. |
| IN (Pin 27) | Analog input | Single-ended or pseudo-differential input; common-mode voltage derived from REFT/REFB; 1.25 MΩ || 5 pF input impedance. |
| CM (Pin 26) | Common-mode voltage output | Provides buffered VCM = (REFT + REFB)/2 for external driver biasing; used in DC-coupled interface circuits. |
Key Features
| Feature | Design Value |
|---|---|
| Digital error correction | Guarantees ±0.8 LSB DLE and no missing codes at 500 kHz, enabling high-fidelity imaging and metrology applications. |
| Wideband track/hold | 350 MHz small-signal bandwidth supports direct RF sampling and fast transient capture without external amplifiers. |
| Adjustable full-scale range | External REFT/REFB pins allow user-defined 1 Vp-p to 2.5 Vp-p input span, optimizing dynamic range for varying signal sources. |
| Low-power operation | 49 mW at 20 MSPS and 15 mW in power-down mode-critical for battery-powered camcorders and handheld test gear. |
| 3-state CMOS outputs | Parallel 10-bit SOB data bus with independent LVDD supply enables clean interfacing to FPGA or ASIC logic without level-shifting. |
Applications
| Camcorder Video Digitization | Digital Camera Image Pipeline |
|---|---|
|
Use Scenario: Digitizing composite NTSC/PAL video signals in consumer camcorders using AC-coupled op-amp drivers. IC Role / Device Role / Timing Role: ADC front-end capturing luminance/chrominance components at 13.5 MHz pixel clock with <1.0° differential phase error. Use Value: 53 dB SNR and 2.3% differential gain error preserve color fidelity and edge sharpness in real-time video encoding. |
Use Scenario: Converting CCD/CMOS sensor analog outputs in DSLR and mirrorless cameras with variable exposure gain. IC Role / Device Role / Timing Role: High-speed digitizer in image signal processor (ISP) pipeline, accepting programmable full-scale range via REFT/REFB. Use Value: Adjustable 1–2 Vp-p input range matches sensor output swing across ISO settings, maximizing dynamic range utilization. |
| Computer Scanner AFE | Portable Test Instrumentation |
|
Use Scenario: Capturing high-resolution line-scan analog outputs from CIS or CCD arrays in flatbed and document scanners. IC Role / Device Role / Timing Role: Precision ADC in analog front-end, synchronized to stepper-motor position encoder clock for spatial alignment. Use Value: ±3.5 LSB INL and no missing codes ensure accurate grayscale reproduction and eliminate banding artifacts in scanned images. |
Use Scenario: Signal acquisition module in handheld oscilloscopes and spectrum analyzers requiring battery operation and wide input bandwidth. IC Role / Device Role / Timing Role: Core digitizer supporting undersampling (e.g., 16 MSPS sampling 20 MHz IF) with 7 ps aperture jitter limiting SNR degradation. Use Value: 45 dBFS SFDR at 9 MHz and 350 MHz analog bandwidth enable reliable RF signal analysis without external downconversion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 10-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1186EEE+ | 10-bit, 40 MSPS, +3V supply, internal reference, no external REFT/REFB; higher power (85 mW), different pinout. | Used where fixed 2 Vp-p range suffices and board space permits larger TQFP-28 package; lacks adjustable full-scale flexibility. | Select MAX1186EEE+ only if higher sampling rate is mandatory and external reference control is unnecessary. |
| AD9215BRUZ-20 | 10-bit, 20 MSPS, +3V supply, internal reference option, but requires external REFIO pin for external reference mode; LVDS outputs. | Preferred in systems needing differential signaling and lower EMI; incompatible pinout and output interface require PCB redesign. | Choose AD9215BRUZ-20 when system-level noise immunity justifies LVDS interface and layout changes are acceptable. |
Compared with MAX1186EEE+ and AD9215BRUZ-20, ADS901E/1KG4 uniquely combines external reference adjustability, SSOP-28 compactness, and guaranteed no-missing-codes performance at 20 MSPS-making it optimal for cost-sensitive, space-constrained video and imaging designs requiring flexible analog input scaling.
Availability
ADS901E/1KG4 is available at Aetrix Electronics and suitable for camcorder video digitization, digital camera image pipelines, computer scanner analog front-ends, portable test instrumentation, and battery-powered equipment requiring stable component supply and long-term industrial availability.
Supply support for ADS901E/1KG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance analog ICs, with decades of leadership in data converters and signal chain solutions.
The ADS901E/1KG4 belongs to TI's high-speed pipeline ADC product line, designed specifically for demanding video, imaging, and portable instrumentation applications requiring low power, wide bandwidth, and precise dc accuracy under single +3V operation.
FAQ
What is the maximum sampling rate supported by the ADS901E/1KG4?
The ADS901E/1KG4 supports a maximum sampling rate of 20 million samples per second (20 MSPS), validated across its full operating temperature range (–40°C to +85°C) and supply voltage range (+2.7V to +3.7V). This rate is achievable with a 50 ns minimum clock period and fast-rising clock edges (≤2 ns), as specified in the SBAS054A datasheet timing diagram.
Does the ADS901E/1KG4 require external reference voltages, and what are their valid ranges?
Yes, the ADS901E/1KG4 requires two external reference voltages applied to REFT (pin 22) and REFB (pin 24). Valid ranges are REFT = REFB + 0.5 V to VS – 0.8 V, and REFB = 0.8 V to REFT – 0.5 V, with typical values of +2.0 V and +1.0 V yielding a 1 Vp-p full-scale input range. The internal 4 kΩ resistor ladder draws ~250 µA from each source.
How does the power-down mode affect the ADS901E/1KG4's outputs and timing behavior?
When Pwrdn (pin 17) is driven HIGH, the ADS901E/1KG4 enters power-down mode, reducing power dissipation from 49 mW to 15 mW and placing all digital outputs in high-impedance 3-state. After exiting power-down (Pwrdn → LOW), the first five output words are invalid due to internal pipeline reset-this 5-clock-cycle latency is identical to normal operation.
What is the meaning of "Straight Offset Binary" coding in the ADS901E/1KG4, and how is zero represented?
Straight Offset Binary (SOB) coding in the ADS901E/1KG4 maps the mid-scale analog input (e.g., +1.5 V with REFT = +2 V, REFB = +1 V) to binary 1000000000 (512 decimal), representing bipolar zero. Full-scale positive (+2 V) is 1111111111 (1023), and full-scale negative (+1 V) is 0000000000 (0). This format simplifies interface with DSPs and FPGAs lacking two's complement hardware.
Can the ADS901E/1KG4 be used in undersampling applications, and what limits its performance at high input frequencies?
Yes, the ADS901E/1KG4 supports undersampling with a small-signal analog input bandwidth of 350 MHz. Performance at high input frequencies is primarily limited by aperture jitter (7 ps rms), which degrades SNR according to SNR = 20 log10[1/(2π·fIN·tA)]. At fIN = 20 MHz, this yields a theoretical SNR limit of ~52 dB-consistent with measured 48 dB at 9 MHz in the datasheet.
ADS901E/1KG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SpeedPlus™
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 3.7V
- Voltage - Supply, Digital:
- 2.7V ~ 3.7V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADS901E/1KG4 FAQ
1.How can I place an order for ADS901E/1KG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADS901E/1KG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADS901E/1KG4 reliable?
The price and inventory of ADS901E/1KG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADS901E/1KG4 is usually 5 days.
3.What payment methods are accepted for ADS901E/1KG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADS901E/1KG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADS901E/1KG4?
ADS901E/1KG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADS901E/1KG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADS901E/1KG4?
For technical support, including ADS901E/1KG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADS901E/1KG4 requirements.
6.How does Aetrix verify that ADS901E/1KG4 is sourced from the original manufacturer or authorized distributors?
All ADS901E/1KG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADS901E/1KG4 meets industry standards.
7.What is the process for return or replacement of ADS901E/1KG4?
All ADS901E/1KG4 units undergo pre-shipment inspection (PSI). If there is an issue with ADS901E/1KG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADS901E/1KG4 part is unused and in its original packaging.
Return procedure for ADS901E/1KG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADS901E/1KG4 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

