Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > DSP (Digital Signal Processors)

Analog Devices Inc. ADSP-21375BSWZ-2B

Name: ADSP-21375BSWZ-2B
Brand: Analog Devices Inc.
SKU: ADSP-21375BSWZ-2B
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADSP-21375BSWZ-2B

Manufacturer:: Analog Devices Inc.

Category:: DSP (Digital Signal Processors)

Package:: 208-LQFP Exposed Pad

Datasheet:: ADSP-21375BSWZ-2B.pdf

Description:: IC DSP 32BIT 266MHZ 208-MQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,546

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADSP-21375BSWZ-2B from Analog Devices is a 32-bit/40-bit floating-point SHARC® DSP optimized for high-performance automotive and professional audio processing. It operates at 266 MHz (3.75 ns instruction cycle), integrates 0.5 Mbit on-chip SRAM and 2 Mbit mask-programmable ROM, and features four serial ports, S/PDIF receiver-only capability, and a digital applications interface (DAI) with four precision clock generators.

For engineers reviewing the ADSP-21375BSWZ-2B datasheet, ADSP-21375BSWZ-2B pinout, ADSP-21375BSWZ-2B application, or ADSP-21375BSWZ-2B equivalent, key selection criteria include its SIMD computational architecture, ROM-based security with 64-bit JTAG key enforcement, SDRAM controller support for up to 256 MB per bank, and DAI signal routing flexibility for audio I/O consolidation.

Technical Context

The ADSP-21375BSWZ-2B implements a dual-processing-element SIMD core (PEX and PEY), each with ALU, multiplier, shifter, and 40-bit register file, enabling parallel execution of identical instructions on independent data streams. Its enhanced Harvard architecture supports simultaneous fetch of one 48-bit instruction and four 32-bit operands in a single cycle via PM/DM buses and instruction cache.

Peripherally, it integrates a digital applications interface (DAI) with four serial ports (vs. eight on ADSP-21371), four precision clock generators, and an input data port (IDP), but omits S/PDIF transmitter and PWM outputs. The external port includes a 32-bit AMI interface and SDRAM controller compliant with JEDEC standards, supporting up to four banks with programmable timing and 16-/32-bit bus widths.

Key Specifications

Parameter	Value and Actual Design Meaning
Core Frequency	266 MHz (3.75 ns instruction cycle); enables real-time execution of complex audio algorithms including 1024-point FFT in 34.5 µs.
Floating-Point Precision	IEEE 32-bit single-precision and 40-bit extended-precision; supports high-dynamic-range audio processing without overflow in multi-stage filtering.
On-Chip Memory	0.5 Mbit SRAM + 2 Mbit mask-ROM; provides boot code storage and low-latency working memory for latency-critical audio buffers and coefficient tables.
Serial Ports	4 × dual-data-line serial ports (up to 33 Mbps per line); supports TDM/I²S audio streaming across multiple channels with frame sync and clock routing via DAI SRU.
SDRAM Interface	32-bit bus, 4-bank controller with programmable timing; allows direct execution of 48-bit instructions from external memory at 2 inst/3 SDCLK cycles, reducing internal memory footprint.
JTAG Security	64-bit key-protected access; prevents unauthorized readout of internal ROM and disables emulation until correct key is scanned, meeting OEM firmware protection requirements.
Digital Applications Interface	DAI with 4 PCGs, IDP, and software-configurable SRU; enables flexible clock domain isolation and routing of audio signals between peripherals without hardware redesign.

Pinout & Package

ADSP-21375BSWZ-2B is housed in a 208-lead LQFP_EP (exposed pad) package with 0.5 mm pitch, designed for thermal management in high-power audio processing applications. The exposed pad must be soldered to a PCB thermal plane for junction temperature compliance.

Pin/Terminal	Circuit Role	Design Meaning
VDD_INT	Core power supply	1.0 V ±3% supply for 266 MHz operation; requires low-noise regulation and local decoupling to maintain signal integrity.
VDD_IO	I/O power supply	3.3 V supply for all digital I/O including DAI, SPI, UART, and external port; supports mixed-voltage system interfacing.
CLKIN	External clock input	Accepts 1–50 MHz crystal or oscillator input; feeds PLL to generate 266 MHz core clock and peripheral clocks via programmable dividers.
DAI_P0–DAI_P20	DAI signal routing pins	Configurable as serial port data/clock/frame, PCG outputs, or IDP inputs; routed internally via SRU for application-specific audio topology.
EP_A0–EP_A23	External port address bus	24-bit multiplexed address/data bus for AMI/SDRAM access; supports glueless interface to industry-standard memory devices.
TCK/TMS/TDO/TDI	JTAG test access port	Enables boundary scan, emulation, and secure debug only after valid 64-bit key authentication; no unsecured access to internal memory.

Key Features

Feature	Design Value
SIMD dual-processing engine	Enables parallel execution of identical instructions across PEX and PEY units, delivering 1.596 GFLOPS at 266 MHz for real-time FIR/IIR filtering and matrix operations.
ROM-based firmware security	Prevents external boot and JTAG memory readout unless authenticated with customer-specific 64-bit key, satisfying automotive Tier-1 firmware IP protection mandates.
Digital Applications Interface (DAI)	Four precision clock generators and software-routed signal paths eliminate external clock buffers and simplify PCB layout for multi-clock-domain audio systems.
SDRAM controller with bank interleaving	Supports contiguous 256 MB address space across four banks with independent timing configuration, enabling efficient large-buffer audio streaming and sample-rate conversion.
Enhanced Harvard memory architecture	Separate PM/DM 64-bit buses and instruction cache allow simultaneous 4-operand + 1-instruction fetch, sustaining full-core throughput during looped DSP kernels.

Applications

Automotive Infotainment Head Unit	Professional Digital Mixing Console
Use Scenario: Real-time multi-band parametric EQ, dynamic range compression, and speaker time-alignment in a vehicle head unit with CAN bus integration. IC Role / Device Role / Timing Role: Primary audio DSP executing low-latency audio processing pipelines with deterministic interrupt response under 10 µs. Use Value: On-chip 0.5 Mbit SRAM stores filter coefficients and delay lines for 32-channel processing; DAI routes I²S from ADCs and DACs while PCGs synchronize sample clocks across domains.	Use Scenario: 48-channel digital mixing with real-time effects (reverb, chorus), channel strip processing, and AES3 output formatting. IC Role / Device Role / Timing Role: Central SHARC processor handling sample-accurate audio routing, level metering, and metadata embedding in broadcast-grade workflows. Use Value: 266 MHz core and SIMD architecture enable concurrent execution of 48× dynamics processors and 12× reverb engines; SDRAM interface hosts large impulse response buffers.
High-End Home Theater AV Receiver	Studio Audio Interface DSP Engine
Use Scenario: Dolby Atmos and DTS:X object-based audio decoding, upmixing, and speaker management with HDMI ARC passthrough. IC Role / Device Role / Timing Role: Dedicated audio coprocessor managing spatial audio rendering and room correction algorithms synchronized to video frame timing. Use Value: Mask-ROM stores certified Dolby/DTS license firmware; 4 serial ports handle multi-lane I²S for 11.2-channel output; DAI PCGs lock to HDMI audio clock.	Use Scenario: Low-latency monitoring path with zero-delay cue mixing, hardware-accelerated talkback, and analog-to-digital gain staging. IC Role / Device Role / Timing Role: Real-time audio path controller interfacing with high-speed ADC/DACs and FPGA-based I/O expansion. Use Value: 32-bit/40-bit floating-point precision maintains SNR > 120 dB across 128× gain stages; instruction cache ensures consistent 3.75 ns cycle time for sub-100 µs round-trip latency.

Automotive Infotainment Head Unit

Professional Digital Mixing Console

Use Scenario: Real-time multi-band parametric EQ, dynamic range compression, and speaker time-alignment in a vehicle head unit with CAN bus integration.

IC Role / Device Role / Timing Role: Primary audio DSP executing low-latency audio processing pipelines with deterministic interrupt response under 10 µs.

Use Value: On-chip 0.5 Mbit SRAM stores filter coefficients and delay lines for 32-channel processing; DAI routes I²S from ADCs and DACs while PCGs synchronize sample clocks across domains.

Use Scenario: 48-channel digital mixing with real-time effects (reverb, chorus), channel strip processing, and AES3 output formatting.

IC Role / Device Role / Timing Role: Central SHARC processor handling sample-accurate audio routing, level metering, and metadata embedding in broadcast-grade workflows.

Use Value: 266 MHz core and SIMD architecture enable concurrent execution of 48× dynamics processors and 12× reverb engines; SDRAM interface hosts large impulse response buffers.

High-End Home Theater AV Receiver

Studio Audio Interface DSP Engine

Use Scenario: Dolby Atmos and DTS:X object-based audio decoding, upmixing, and speaker management with HDMI ARC passthrough.

IC Role / Device Role / Timing Role: Dedicated audio coprocessor managing spatial audio rendering and room correction algorithms synchronized to video frame timing.

Use Value: Mask-ROM stores certified Dolby/DTS license firmware; 4 serial ports handle multi-lane I²S for 11.2-channel output; DAI PCGs lock to HDMI audio clock.

Use Scenario: Low-latency monitoring path with zero-delay cue mixing, hardware-accelerated talkback, and analog-to-digital gain staging.

IC Role / Device Role / Timing Role: Real-time audio path controller interfacing with high-speed ADC/DACs and FPGA-based I/O expansion.

Use Value: 32-bit/40-bit floating-point precision maintains SNR > 120 dB across 128× gain stages; instruction cache ensures consistent 3.75 ns cycle time for sub-100 µs round-trip latency.

Equivalent & Alternatives

The following parts are listed as comparable options for similar DSP audio processing applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADSP-21371BSWZ-2A	Higher on-chip memory (1 Mbit SRAM, 4 Mbit ROM), 8 serial ports, S/PDIF transceiver, PWM outputs.	Required for designs needing bidirectional S/PDIF, motor control PWM, or larger coefficient buffers.	Select ADSP-21371BSWZ-2A when S/PDIF transmit capability or expanded I/O is mandatory; ADSP-21375BSWZ-2B reduces cost and power where receive-only audio I/O suffices.
ADSP-21479KSWZ-4	Newer SHARC+ core, 450 MHz, 512 kB L1 SRAM, integrated DDR2 controller, no mask-ROM.	Targets next-gen designs requiring higher MIPS, external DDR2, and boot-from-flash flexibility.	Choose ADSP-21479KSWZ-4 for new platforms needing >2× performance uplift and modern memory interfaces; ADSP-21375BSWZ-2B remains optimal for cost-sensitive, ROM-secured legacy audio upgrades.

Compared with ADSP-21371BSWZ-2A, ADSP-21375BSWZ-2B trades serial port count and S/PDIF transmit for lower BOM cost and reduced power; versus ADSP-21479KSWZ-4, it offers proven mask-ROM security and simpler SDRAM integration at lower compute density.

Availability

ADSP-21375BSWZ-2B is available at Aetrix Electronics and suitable for automotive infotainment, professional audio mixing, and high-end home theater AV receivers requiring stable component supply, long-term lifecycle assurance, and qualified industrial temperature grade (-40°C to +85°C).

Supply support for ADSP-21375BSWZ-2B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.

The SHARC® processor family-including ADSP-21375BSWZ-2B-is engineered specifically for computationally intensive, low-latency audio and industrial signal processing applications demanding deterministic real-time performance and robust firmware security.

FAQ

What is the maximum operating frequency of the ADSP-21375BSWZ-2B?

The ADSP-21375BSWZ-2B operates at a guaranteed maximum core frequency of 266 MHz, corresponding to a 3.75 ns instruction cycle time. This rating is validated across the industrial temperature range (-40°C to +85°C) and requires strict adherence to 1.0 V ±3% core supply regulation and proper thermal management via the exposed pad.

Does the ADSP-21375BSWZ-2B support S/PDIF transmit functionality?

No, the ADSP-21375BSWZ-2B supports S/PDIF receive only. Unlike the ADSP-21371, it lacks the S/PDIF transmitter block. Its digital applications interface (DAI) includes an S/PDIF-compatible receiver but no transmit path-this distinction is explicitly documented in Table 2 of the ADSP-21371/ADSP-21375 Rev. D datasheet.

How does ROM-based security work on the ADSP-21375BSWZ-2B?

The ADSP-21375BSWZ-2B implements ROM-based security by disabling external boot modes and restricting JTAG memory access until a unique 64-bit customer key is scanned via the TDI pin. Once enabled, the processor executes exclusively from internal mask-ROM, preventing unauthorized firmware extraction or modification-a feature critical for automotive OEM audio stack protection.

Can the ADSP-21375BSWZ-2B execute code directly from external SDRAM?

Yes, the ADSP-21375BSWZ-2B supports direct code execution from external SDRAM bank 0 over its 48-bit external port data bus (EPD). Instruction throughput is 2 instructions per 3 SDCLK cycles on a 32-bit bus, enabling large audio algorithm libraries to reside externally while maintaining deterministic real-time performance through the instruction cache.

What is the purpose of the Digital Applications Interface (DAI) in the ADSP-21375BSWZ-2B?

The DAI in the ADSP-21375BSWZ-2B provides software-configurable signal routing between on-chip peripherals-including four serial ports, four precision clock generators (PCGs), and the input data port (IDP)-and 20 dedicated DAI pins. Its signal routing unit (SRU) eliminates fixed hardware interconnects, allowing dynamic assignment of clock/data signals to match varying audio topology requirements without PCB changes.

ADSP-21375BSWZ-2B Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: SHARC®

Package/Case:: 208-LQFP Exposed Pad

Packaging:: Tray

Product Status:: Active

Type:: Floating Point

Interface:: DAI, DPI

Clock Rate:: 266MHz

Non-Volatile Memory:: ROM (256kB)

On-Chip RAM:: 64kB

Voltage - I/O:: 3.30V

Voltage - Core:: 1.20V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 208-LQFP-EP (28x28)

ADSP-21375BSWZ-2B FAQ

1.How can I place an order for ADSP-21375BSWZ-2B through Aetrix?

Please submit a Request for Quotation (RFQ) for ADSP-21375BSWZ-2B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADSP-21375BSWZ-2B reliable?

The price and inventory of ADSP-21375BSWZ-2B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADSP-21375BSWZ-2B is usually 5 days.

3.What payment methods are accepted for ADSP-21375BSWZ-2B?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADSP-21375BSWZ-2B transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADSP-21375BSWZ-2B?

ADSP-21375BSWZ-2B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADSP-21375BSWZ-2B order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADSP-21375BSWZ-2B?

For technical support, including ADSP-21375BSWZ-2B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADSP-21375BSWZ-2B requirements.

6.How does Aetrix verify that ADSP-21375BSWZ-2B is sourced from the original manufacturer or authorized distributors?

All ADSP-21375BSWZ-2B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADSP-21375BSWZ-2B meets industry standards.

7.What is the process for return or replacement of ADSP-21375BSWZ-2B?

All ADSP-21375BSWZ-2B units undergo pre-shipment inspection (PSI). If there is an issue with ADSP-21375BSWZ-2B, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADSP-21375BSWZ-2B part is unused and in its original packaging.

Return procedure for ADSP-21375BSWZ-2B:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…