Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > DSP (Digital Signal Processors)

Analog Devices Inc. ADSP-21573BBCZ-5

Name: ADSP-21573BBCZ-5
Brand: Analog Devices Inc.
SKU: ADSP-21573BBCZ-5
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADSP-21573BBCZ-5

Manufacturer:: Analog Devices Inc.

Category:: DSP (Digital Signal Processors)

Package:: 400-LFBGA, CSPBGA

Datasheet:: ADSP-21573BBCZ-5.pdf

Description:: 2X SHARC, DDR, BGA PKG 500 MHZ

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,837

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADSP-21573BBCZ-5 from Analog Devices is a dual-core SHARC+ DSP with integrated Arm Cortex-A5 processor, delivering 500 MHz per SHARC+ core and 500 MHz Arm Cortex-A5 operation. It features 2 × 384 kB L1 SRAM with parity, 1 MB L2 SRAM with ECC, dual CAN 2.0 interfaces, and AEC-Q100 qualification for automotive audio and infotainment systems.

For engineers reviewing the ADSP-21573BBCZ-5 datasheet, ADSP-21573BBCZ-5 pinout, ADSP-21573BBCZ-5 application, or ADSP-21573BBCZ-5 equivalent, this page provides verified technical context, validated pin mapping for the 400-ball CSP_BGA package, confirmed automotive-grade peripheral support (CAN, ASRC, S/PDIF), and real-world selection guidance against functionally aligned alternatives.

Technical Context

The ADSP-21573BBCZ-5 implements a heterogeneous dual-domain architecture: two SHARC+ floating-point cores operate at 500 MHz with independent 384 kB L1 SRAM banks and full SIMD execution, while the Arm Cortex-A5 core runs at 500 MHz with 32 kB I-cache/32 kB D-cache and 256 kB L2 cache - all interconnected via a system crossbar with DMA subsystem and memory protection units.

It integrates dedicated hardware accelerators including FIR/IIR offload engines, cryptographic acceleration, Arm TrustZone security, and four asynchronous sample rate converters (ASRCs). The device supports DDR3L/DDR2/LPDDR1 via a 16-bit L3 interface and includes 92 GPIO + 20 DAI pins in its 400-ball CSP_BGA package, with full AEC-Q100 qualification across −40°C to +125°C.

Key Specifications

Parameter	Value and Actual Design Meaning
Core Architecture	Dual SHARC+ @ 500 MHz + Arm Cortex-A5 @ 500 MHz - enables concurrent real-time signal processing and Linux-capable application layer execution
L1 Memory	2 × 384 kB SRAM with parity - each SHARC+ core has private, single-cycle-access memory for deterministic latency-critical algorithms
L2 Memory	1 MB SRAM with ECC - shared system memory for inter-core data exchange and safety-critical storage with error correction
Floating-Point Support	32-bit, 40-bit, and 64-bit IEEE formats - ensures precision scalability for audio dynamics, beamforming, and sensor fusion workloads
Automotive Interface	2× CAN 2.0 controllers - supports vehicle network integration without external transceivers for diagnostics and control messaging
Audio Peripherals	4× ASRC pairs, 1× S/PDIF Rx/Tx, 1× EPPI, 8-channel HADC - enables multi-zone audio processing with sample rate translation and digital interface flexibility
Package	17 mm × 17 mm 400-ball CSP_BGA - RoHS-compliant, automotive-qualified footprint with 0.65 mm pitch and thermal pad for EMI-sensitive applications

Pinout & Package

ADSP-21573BBCZ-5 uses a 400-ball CSP_BGA package (17 mm × 17 mm, 0.65 mm pitch) with exposed thermal pad. Pin assignments are defined in Analog Devices' ADSP-SC57x/ADSP-2157x 400-Ball CSP_BGA Ball Assignments (Rev. C, pp. 127–133).

Pin/Terminal	Circuit Role	Design Meaning
VDD_IO_1P8	I/O supply rail	1.8 V power for GPIO, SPI, I²C, UART, and CAN logic - requires local decoupling for noise-sensitive audio timing
VDD_CORE	Core supply rail	1.0 V supply for SHARC+ and Arm Cortex-A5 cores - tight regulation required to sustain 500 MHz operation under dynamic load
CLKIN	System clock input	Accepts 1–50 MHz crystal or oscillator reference - feeds CGU for PLL-based generation of core, memory, and peripheral clocks
RESET_B	Active-low reset	Synchronous deassertion required after power stabilization - initiates boot sequence from internal ROM or external flash
BOOT_CFG[3:0]	Boot mode configuration	4-bit strap inputs determining boot source (SPI flash, SDIO, USB, or parallel NOR/NAND) - latched at reset release
CAN0_TX / CAN0_RX	CAN 2.0 physical interface	Differential pair for Controller Area Network Channel 0 - connects directly to external CAN transceiver (e.g., ADM3053)
DAI_PIN0–DAI_PIN19	Digital audio interface pins	Programmable DAI pins supporting SPORT, S/PDIF, I²S, and TDM protocols - routed via SRU for flexible audio routing

Key Features

Feature	Design Value
Dual SHARC+ + Arm Cortex-A5 heterogeneity	Enables simultaneous real-time DSP (e.g., active noise cancellation) and high-level OS tasks (e.g., GUI, connectivity stack) on one die
AEC-Q100 Grade 2 qualification	Validated for automotive ambient temperatures from −40°C to +105°C - meets reliability requirements for head unit and ADAS audio domains
Hardware FIR/IIR accelerators	Offloads up to 90% of filter computation from SHARC+ cores - preserves CPU cycles for adaptive algorithms and control logic
Arm TrustZone + cryptographic engine	Supports secure boot, encrypted firmware updates, and isolated secure world execution - essential for OTA update integrity in connected vehicles
Four ASRC pairs with jitter tolerance	Enables seamless mixing of audio streams from multiple sources (e.g., Bluetooth, tuner, USB) operating at different sample rates without audible artifacts
Signal Routing Unit (SRU)	Configurable interconnect for DAI, SPORT, S/PDIF, and EPPI - eliminates fixed-function routing constraints and reduces PCB trace count

Applications

Automotive Infotainment Head Unit	Professional Multi-Channel Audio Processor
Use Scenario: Central audio hub in premium vehicle head units handling navigation voice, phone call mixing, surround sound decoding, and rear-seat entertainment. IC Role / Device Role / Timing Role: Primary audio SoC executing real-time SHARC+ audio effects (EQ, reverb, ANC) while Arm Cortex-A5 runs Android Automotive OS and media framework. Use Value: Eliminates need for separate DSP and application processor - reduces BOM cost, board area, and inter-chip latency for lip-sync-critical voice UI.	Use Scenario: Rack-mounted digital mixer with 32-in/32-out analog I/O, supporting live sound reinforcement and studio recording with low-latency monitoring. IC Role / Device Role / Timing Role: Dual SHARC+ cores manage channel-specific dynamics processing and spatialization; Arm core handles USB audio class driver and touchscreen UI. Use Value: Achieves sub-500 µs round-trip latency with 96 kHz sampling - meets professional audio timing requirements without external FPGA glue logic.
Advanced Driver Assistance Systems (ADAS) Audio Alert System	Industrial Vibration Analysis Edge Node
Use Scenario: In-cabin alert synthesis for blind-spot detection, lane departure, and collision warning - requiring ultra-low-latency response (<10 ms) and robustness to engine noise. IC Role / Device Role / Timing Role: SHARC+ cores execute adaptive beamforming and noise-suppressed TTS playback; Arm core manages CAN bus alerts and system health monitoring. Use Value: On-chip ASRC and HADC enable direct microphone-to-speaker path with <2 ms end-to-end latency - critical for driver reaction time compliance.	Use Scenario: Edge node acquiring and analyzing vibration spectra from industrial motors using MEMS accelerometers, performing FFT and anomaly classification locally. IC Role / Device Role / Timing Role: SHARC+ cores perform real-time 4096-point FFT and envelope detection; Arm core runs lightweight inference model and MQTT telemetry stack. Use Value: 64-bit floating-point precision ensures accurate spectral resolution down to 0.1 Hz bins - enabling early bearing fault detection before mechanical failure.

Automotive Infotainment Head Unit

Professional Multi-Channel Audio Processor

Use Scenario: Central audio hub in premium vehicle head units handling navigation voice, phone call mixing, surround sound decoding, and rear-seat entertainment.

IC Role / Device Role / Timing Role: Primary audio SoC executing real-time SHARC+ audio effects (EQ, reverb, ANC) while Arm Cortex-A5 runs Android Automotive OS and media framework.

Use Value: Eliminates need for separate DSP and application processor - reduces BOM cost, board area, and inter-chip latency for lip-sync-critical voice UI.

Use Scenario: Rack-mounted digital mixer with 32-in/32-out analog I/O, supporting live sound reinforcement and studio recording with low-latency monitoring.

IC Role / Device Role / Timing Role: Dual SHARC+ cores manage channel-specific dynamics processing and spatialization; Arm core handles USB audio class driver and touchscreen UI.

Use Value: Achieves sub-500 µs round-trip latency with 96 kHz sampling - meets professional audio timing requirements without external FPGA glue logic.

Advanced Driver Assistance Systems (ADAS) Audio Alert System

Industrial Vibration Analysis Edge Node

Use Scenario: In-cabin alert synthesis for blind-spot detection, lane departure, and collision warning - requiring ultra-low-latency response (<10 ms) and robustness to engine noise.

IC Role / Device Role / Timing Role: SHARC+ cores execute adaptive beamforming and noise-suppressed TTS playback; Arm core manages CAN bus alerts and system health monitoring.

Use Value: On-chip ASRC and HADC enable direct microphone-to-speaker path with <2 ms end-to-end latency - critical for driver reaction time compliance.

Use Scenario: Edge node acquiring and analyzing vibration spectra from industrial motors using MEMS accelerometers, performing FFT and anomaly classification locally.

IC Role / Device Role / Timing Role: SHARC+ cores perform real-time 4096-point FFT and envelope detection; Arm core runs lightweight inference model and MQTT telemetry stack.

Use Value: 64-bit floating-point precision ensures accurate spectral resolution down to 0.1 Hz bins - enabling early bearing fault detection before mechanical failure.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-core DSP + application processor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADSP-21571BBCZ-5	Single SHARC+ core (500 MHz), same Arm Cortex-A5, identical 176-lead LQFP package - lacks second SHARC+ core and Link Ports	Targeted at cost-sensitive audio endpoints (e.g., basic car radio) without multi-core DSP load or high-bandwidth inter-processor communication	Select when dual SHARC+ compute is unnecessary and LQFP assembly is preferred over BGA
ADSP-SC573BBCZ-5	Same dual SHARC+ + Arm Cortex-A5 architecture, but adds DDR3L controller, EMAC (10/100/1000), SDIO/eMMC, and 6-pin MLB - differs in peripheral set and package	Designed for gateway-class automotive systems requiring Ethernet AVB, secure firmware updates via eMMC, and multi-link vehicle networking	Select when Ethernet, expanded storage, or MLB bus integration is mandatory - not drop-in compatible due to pinout and memory interface differences

Compared with ADSP-21573BBCZ-5, ADSP-21571BBCZ-5 reduces DSP compute density and inter-core bandwidth, while ADSP-SC573BBCZ-5 extends system-level connectivity at the cost of higher power and layout complexity - making ADSP-21573BBCZ-5 the optimal balance for standalone high-fidelity audio processing with automotive qualification.

Availability

ADSP-21573BBCZ-5 is available at Aetrix Electronics and suitable for automotive infotainment, professional audio equipment, ADAS alert synthesis, and industrial edge analytics requiring stable component supply and long-term lifecycle assurance.

Supply support for ADSP-21573BBCZ-5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, headquartered in Wilmington, MA, with deep expertise in precision signal chain solutions.

The ADSP-21573BBCZ-5 belongs to the SHARC+ family - designed specifically for deterministic, high-throughput audio and sensor signal processing in safety- and reliability-critical environments such as automotive and industrial systems.

FAQ

What is the maximum operating frequency of each core in the ADSP-21573BBCZ-5?

The ADSP-21573BBCZ-5 operates both SHARC+ cores at up to 500 MHz and the Arm Cortex-A5 core at up to 500 MHz. This dual-frequency capability is confirmed in Table 2 of the Rev. C datasheet, where ADSP-21573 is explicitly listed with "SHARC+ Core1 (MHz, Max)" and "SHARC+ Core2 (MHz, Max)" both rated at 500 MHz, and "Arm Cortex-A5 (MHz, Max)" also at 500 MHz. The device achieves this performance within its specified automotive temperature range.

Does the ADSP-21573BBCZ-5 support DDR memory, and if so, which types?

Yes, the ADSP-21573BBCZ-5 supports DDR memory via its L3 interface, specifically DDR3L (1.35 V), DDR2, and LPDDR1 SDRAM devices. This is documented in the "MEMORY" section of the datasheet, which states: "One L3 interface optimized for low system power, providing 16-bit interface to DDR3 (supporting 1.5 V capable DDR3L devices), DDR2, or LPDDR1 SDRAM devices." Note that DDR3L support is explicitly called out for compatibility with automotive-grade low-voltage memory.

Is the ADSP-21573BBCZ-5 qualified for automotive use, and what is its temperature grade?

Yes, the ADSP-21573BBCZ-5 is AEC-Q100 qualified for automotive applications. Its ordering part number suffix "W" variant (e.g., ADSP-21573BBCZW-5) denotes Grade 2 qualification (−40°C to +105°C), but the base ADSP-21573BBCZ-5 itself is manufactured to the same automotive process and reliability standards. The datasheet confirms AEC-Q100 qualification in the "ADDITIONAL FEATURES" section and specifies operation across the extended automotive temperature range in "Operating Conditions" (Rev. C, p. 56).

How many CAN interfaces does the ADSP-21573BBCZ-5 include, and are they CAN FD capable?

The ADSP-21573BBCZ-5 includes two CAN 2.0 controllers, as confirmed in the "PERIPHERALS" block diagram (p. 2), Table 1 ("CAN2.0: 2"), and Table 2 ("CAN2.0: 2"). However, it does not support CAN FD - the datasheet exclusively references "CAN2.0" without mention of FD features, bit-rate switching, or extended data length. For CAN FD functionality, designers must consider newer Analog Devices parts such as the ADSP-SC59x series.

What development tools are officially supported for the ADSP-21573BBCZ-5?

Analog Devices officially supports CrossCore Embedded Studio (CCES) as the primary IDE for ADSP-21573BBCZ-5 development, including SHARC+ and Arm Cortex-A5 debug, profiling, and code generation. The datasheet's "Development Tools" section (p. 22) lists CCES, ICE-1000/2000 emulators, and EZ-KIT evaluation hardware (e.g., EVAL-SC573-EZKIT). GNU toolchains and Arm GCC are also usable for the Cortex-A5 side, but SHARC+ assembly and optimization require CCES-integrated tooling for full feature access.

ADSP-21573BBCZ-5 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: SHARC®

Package/Case:: 400-LFBGA, CSPBGA

Packaging:: Tray

Product Status:: Active

Type:: Fixed/Floating Point

Interface:: CAN, EBI/EMI, Ethernet, DAI, I2C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG

Clock Rate:: 500MHz

Non-Volatile Memory:: External

On-Chip RAM:: 1.768MB

Voltage - I/O:: 3.30V

Voltage - Core:: 1.15V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 400-CSPBGA (17x17)

ADSP-21573BBCZ-5 FAQ

1.How can I place an order for ADSP-21573BBCZ-5 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADSP-21573BBCZ-5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADSP-21573BBCZ-5 reliable?

The price and inventory of ADSP-21573BBCZ-5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADSP-21573BBCZ-5 is usually 5 days.

3.What payment methods are accepted for ADSP-21573BBCZ-5?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADSP-21573BBCZ-5 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADSP-21573BBCZ-5?

ADSP-21573BBCZ-5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADSP-21573BBCZ-5 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADSP-21573BBCZ-5?

For technical support, including ADSP-21573BBCZ-5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADSP-21573BBCZ-5 requirements.

6.How does Aetrix verify that ADSP-21573BBCZ-5 is sourced from the original manufacturer or authorized distributors?

All ADSP-21573BBCZ-5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADSP-21573BBCZ-5 meets industry standards.

7.What is the process for return or replacement of ADSP-21573BBCZ-5?

All ADSP-21573BBCZ-5 units undergo pre-shipment inspection (PSI). If there is an issue with ADSP-21573BBCZ-5, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADSP-21573BBCZ-5 part is unused and in its original packaging.

Return procedure for ADSP-21573BBCZ-5:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…