Analog Devices Inc. ADSP-21991BBCZ
- Part No.:
- ADSP-21991BBCZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- DSP (Digital Signal Processors)
- Package:
- 196-BGA, CSPBGA
- Datasheet:
-
ADSP-21991BBCZ.pdf
- Description:
- IC DSP CTLR 16BIT 196CSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,104
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADSP-21991BBCZ from Analog Devices is a mixed-signal digital signal processor controller integrating a 16-bit fixed-point ADSP-219x core (160 MIPS), 40K words on-chip RAM (32K×24-bit PM + 8K×16-bit DM), 8-channel 14-bit ADC (20 MSPS), three-phase 16-bit center-aligned PWM (12.5 ns resolution), and encoder interface - deployed in industrial motor drives and UPS control systems.
For engineers reviewing the ADSP-21991BBCZ datasheet, ADSP-21991BBCZ pinout, ADSP-21991BBCZ application, or ADSP-21991BBCZ equivalent, key selection criteria include sustained 160 MHz CCLK operation, 2.5 V core / 3.3 V I/O voltage compatibility, –40°C to +85°C temperature range, 196-ball Mini-BGA package, and integrated ADC+PWM+EIU co-processing for real-time embedded control.
Technical Context
The ADSP-21991BBCZ implements a pipelined 16-bit fixed-point DSP core with dual DAGs, ALU/MAC/shifter computational units, and zero-overhead looping - enabling parallel instruction fetch, dual operand access, and computation per cycle. Its memory architecture unifies 24-bit program and 16-bit data spaces across on-chip SRAM and configurable external banks.
Peripherals are tightly coupled via dedicated DMA channels: SPORT and SPI support master/slave serial communication; the 8-channel ADC operates with simultaneous sampling across four input pairs; the three-phase PWM unit delivers 16-bit resolution at 12.5 ns timing granularity synchronized to CCLK; and the encoder interface unit includes companion event timer for position feedback decoding.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit fixed-point ADSP-219x DSP core with 6.25 ns instruction cycle (160 MIPS sustained) |
| On-Chip Memory | 40K words total: 32K×24-bit program RAM + 8K×16-bit data RAM + 4K×24-bit boot ROM |
| ADC System | 8-channel, 14-bit SAR ADC with up to 20 MSPS sampling rate and dual-channel simultaneous capture |
| PWM Generation | Three-phase, 16-bit center-aligned PWM unit with 12.5 ns resolution at 160 MHz CCLK |
| Encoder Interface | Dedicated 32-bit encoder interface unit (EIU) with companion encoder event timer (EET) |
| Operating Voltage | 2.5 V internal core supply, 3.3 V I/O tolerance, –40°C to +85°C industrial temperature range |
| Package | 196-ball Mini-BGA (12 mm × 12 mm, 0.8 mm pitch) |
Pinout & Package
ADSP-21991BBCZ is housed in a 196-ball Mini-BGA package (12 mm × 12 mm, 0.8 mm ball pitch) with exposed thermal pad. Pin functions follow the documented ball map in Analog Devices' ADSP-21991 datasheet Rev. 0, Section "PIN FUNCTION DESCRIPTIONS" (p.14) and "Pin Configurations" (p.36).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CCLK | Core Clock Input | Accepts external clock or PLL-generated 160 MHz core clock; drives all computational units and internal timing |
| HCLK | Peripheral Clock Output | Derived from CCLK (÷1 or ÷2); clocks ADC, PWM, SPI, SPORT, timers, and interrupt controller |
| AD0–AD7 | Analog Input Channels | Eight dedicated 14-bit ADC inputs; supports simultaneous sampling across AD0/AD1, AD2/AD3, etc. |
| PWM0A–PWM2B | Three-Phase PWM Outputs | Six complementary outputs (A/B per phase) for driving gate drivers in motor inverter stages |
| ENC_A, ENC_B, ENC_Z | Quadrature Encoder Inputs | Dedicated EIU pins for high-speed incremental encoder position/speed feedback with index pulse support |
| PF0–PF15 | Programmable Flag I/O | 16 general-purpose bidirectional pins; PF0 serves as SPI slave select; PF1–PF7 as SPI slave selects |
Key Features
| Feature | Design Value |
|---|---|
| Integrated ADC + PWM + EIU | Enables closed-loop motor control without external analog front-end or timing ICs - reduces BOM count and PCB area |
| Dedicated Memory DMA Controller | Offloads ADC data buffering, PWM waveform updates, and SPORT/SPI transfers from CPU - preserves 160 MIPS for algorithm execution |
| Programmable PLL & Clock Generation | Allows full-speed 160 MHz CCLK operation from low-frequency crystal (e.g., 10–25 MHz), simplifying clock tree design |
| IEEE JTAG 1149.1 Test Port | Supports real-time on-chip emulation, breakpoint debugging, and flash programming without halting peripheral operation |
| Flexible Power Management | Four low-power modes (Idle, Power-Down Core, Power-Down Core/Peripherals, Power-Down All) reduce system standby current |
Applications
| Industrial Motor Drives | Uninterruptible Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and servo actuators. IC Role / Device Role / Timing Role: Real-time DSP controller executing FOC algorithms, sampling current/voltage via integrated ADC, generating precise PWM waveforms, and decoding rotor position via encoder interface. Use Value: Eliminates need for separate ADC, PWM generator, and position interface ICs - enables single-chip motor control with <12.5 ns PWM timing resolution and 20 MSPS current sensing. | Use Scenario: Digital control of DC-AC inverters and battery charging circuits in line-interactive and online UPS systems. IC Role / Device Role / Timing Role: Synchronizes AC output waveform generation with grid frequency using ADC sampling and three-phase PWM; manages battery state-of-charge via auxiliary ADC channels. Use Value: Achieves <1% THD output waveform accuracy and fast transient response (<2 ms) using on-chip 14-bit ADC and deterministic 160 MIPS processing. |
| Optical Networking Control | Data Acquisition Systems |
Use Scenario: Laser diode bias and modulation control in DWDM transponders and optical line cards. IC Role / Device Role / Timing Role: Closed-loop temperature and power regulation using ADC feedback from TECs and photodiodes; generates precision analog control signals via PWM-to-voltage conversion. Use Value: Maintains ±0.1°C laser temperature stability and ±0.5% optical power accuracy using integrated 14-bit ADC and 16-bit PWM with programmable dead-time insertion. | Use Scenario: High-channel-count, synchronized sensor data logging in test equipment and structural monitoring systems. IC Role / Device Role / Timing Role: Simultaneous sampling of 8 analog sensors at 20 MSPS; timestamping and preprocessing (filtering, decimation) before storage or Ethernet transmission. Use Value: Delivers 8-channel, 14-bit acquisition at >10 MSPS effective throughput with no host CPU intervention - enabled by dedicated ADC DMA and on-chip 40K RAM buffer. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-signal DSP controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADSP-21992BBCZ | Same ADSP-219x core, identical peripherals, but includes 4K×24-bit on-chip boot ROM pre-programmed with enhanced bootloader supporting SPI flash boot | Preferred for designs requiring field-upgradable firmware stored in external SPI flash memory | Select ADSP-21992BBCZ when boot-from-SPI-flash capability is required; otherwise ADSP-21991BBCZ suffices for ROM-based or parallel-memory boot. |
| TMS320F28335PGFA | 32-bit C28x CPU (150 MIPS), 128K×16 flash, 34K×16 RAM, 16-channel 12-bit ADC (12.5 MSPS), ePWM modules with HRPWM | Better suited for C-language intensive control with flash-based code storage; lower ADC resolution and sampling rate than ADSP-21991BBCZ | Choose TMS320F28335PGFA for cost-sensitive, flash-based motor control where 12-bit ADC resolution and software-defined PWM flexibility outweigh raw ADC speed and mixed-signal integration. |
Compared with ADSP-21991BBCZ, ADSP-21992BBCZ adds production-ready SPI flash boot capability without altering real-time performance or peripheral set, while TMS320F28335PGFA trades off ADC speed and analog integration for larger on-chip flash and C-compiler optimization - making it more suitable for firmware-updatable, less timing-critical applications.
Availability
ADSP-21991BBCZ is available at Aetrix Electronics and suitable for industrial motor drives, uninterruptible power supplies, and optical networking control requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for ADSP-21991BBCZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADSP-219x family - including ADSP-21991BBCZ - was designed specifically for high-precision, real-time embedded control applications demanding tight integration of DSP computation, analog acquisition, and power-stage timing peripherals.
FAQ
What is the maximum sustained processing performance of the ADSP-21991BBCZ?
The ADSP-21991BBCZ delivers up to 160 MIPS sustained performance at 160 MHz core clock (CCLK) with a 6.25 ns instruction cycle time. All instructions - except two multiword types - execute in a single cycle, and the architecture supports parallel instruction fetch, dual operand access, and computation per cycle. This performance level is confirmed in the ADSP-21991 datasheet Rev. 0, Section "DSP Core Architecture" (p.3).
Does the ADSP-21991BBCZ support simultaneous sampling across multiple ADC channels?
Yes, the ADSP-21991BBCZ features an 8-channel, 14-bit ADC system with dual-channel simultaneous sampling capability across four input pairs (e.g., AD0/AD1, AD2/AD3). This allows precise phase-current measurement in 3-phase motor control without time skew. The ADC achieves up to 20 MSPS aggregate sampling rate at 160 MHz CCLK, as specified in the "KEY FEATURES" section (p.1) and "Analog-to-Digital Conversion System" (p.8) of the datasheet.
What package type and dimensions does the ADSP-21991BBCZ use?
The ADSP-21991BBCZ uses a 196-ball Mini-BGA package (12 mm × 12 mm footprint, 0.8 mm ball pitch) with exposed thermal pad. This package is explicitly listed in the "KEY FEATURES" section (p.1) and detailed in "OUTLINE DIMENSIONS" (p.41) of the ADSP-21991 datasheet Rev. 0. It is distinct from the 176-lead LQFP option (ADSP-21991BSWZ) and optimized for compact, thermally demanding motor control PCB layouts.
Can the ADSP-21991BBCZ generate center-aligned PWM waveforms with dead-time control?
Yes, the ADSP-21991BBCZ includes a dedicated three-phase, 16-bit center-aligned PWM generation unit capable of generating complementary A/B outputs per phase with programmable dead-time insertion. At 160 MHz CCLK, it achieves 12.5 ns timing resolution - sufficient for sub-microsecond dead-time control in IGBT and SiC inverter gate drivers. This is documented in the "KEY FEATURES" (p.1) and "PWM Generation Unit" (p.8) sections of the datasheet.
Is the ADSP-21991BBCZ pin-compatible with earlier ADSP-217x-based ADMC controllers?
No, the ADSP-21991BBCZ is not pin-compatible with ADSP-217x-based ADMCxxx products. While the ADSP-21991BBCZ is code-compatible with those devices (enabling software reuse), its 196-ball Mini-BGA package, peripheral register mapping, and pin functions differ significantly. Migration requires PCB redesign and hardware abstraction layer updates, as noted in the "GENERAL DESCRIPTION" (p.2): "Although the architectures are compatible, the ADSP-21991 [...] has a number of enhancements over earlier architectures."
ADSP-21991BBCZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- ADSP-21xx
- Package/Case:
- 196-BGA, CSPBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Fixed Point
- Interface:
- SPI, SSP
- Clock Rate:
- 150MHz
- Non-Volatile Memory:
- External
- On-Chip RAM:
- 112kB
- Voltage - I/O:
- 3.30V
- Voltage - Core:
- 2.50V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 196-MBGA (15x15)
ADSP-21991BBCZ FAQ
1.How can I place an order for ADSP-21991BBCZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADSP-21991BBCZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADSP-21991BBCZ reliable?
The price and inventory of ADSP-21991BBCZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADSP-21991BBCZ is usually 5 days.
3.What payment methods are accepted for ADSP-21991BBCZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADSP-21991BBCZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADSP-21991BBCZ?
ADSP-21991BBCZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADSP-21991BBCZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADSP-21991BBCZ?
For technical support, including ADSP-21991BBCZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADSP-21991BBCZ requirements.
6.How does Aetrix verify that ADSP-21991BBCZ is sourced from the original manufacturer or authorized distributors?
All ADSP-21991BBCZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADSP-21991BBCZ meets industry standards.
7.What is the process for return or replacement of ADSP-21991BBCZ?
All ADSP-21991BBCZ units undergo pre-shipment inspection (PSI). If there is an issue with ADSP-21991BBCZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADSP-21991BBCZ part is unused and in its original packaging.
Return procedure for ADSP-21991BBCZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADSP-21991BBCZ Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

