Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > DSP (Digital Signal Processors)

Analog Devices Inc. ADSP-SC582KBCZ-4A

Name: ADSP-SC582KBCZ-4A
Brand: Analog Devices Inc.
SKU: ADSP-SC582KBCZ-4A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADSP-SC582KBCZ-4A

Manufacturer:: Analog Devices Inc.

Category:: DSP (Digital Signal Processors)

Package:: 349-LFBGA, CSPBGA

Datasheet:: ADSP-SC582KBCZ-4A.pdf

Description:: ARM, 1XSHARC, DDR, LPC PACKAGE

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,483

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADSP-SC582KBCZ-4A from Analog Devices is a dual-core SHARC+ and Arm Cortex-A5 heterogeneous processor for high-performance audio, automotive, and industrial signal processing. It operates at 450 MHz per SHARC+ core and 450 MHz on the Arm Cortex-A5, integrates 5 Mb L1 SRAM per SHARC+ core with parity, supports 32-/40-/64-bit floating-point arithmetic, and includes dual CAN 2.0, USB 2.0 HS, and PCIe 2.0 (1-lane) interfaces - deployed in automotive infotainment head units requiring real-time audio DSP and Linux-based application management.

For engineers reviewing the ADSP-SC582KBCZ-4A datasheet, ADSP-SC582KBCZ-4A pinout, ADSP-SC582KBCZ-4A application, or ADSP-SC582KBCZ-4A equivalent, key selection considerations include SHARC+ core clock speed, L1 SRAM configuration options, Arm Cortex-A5 cache hierarchy, DDR3L interface support, and AEC-Q100 qualification status for automotive thermal operation.

Technical Context

The ADSP-SC582KBCZ-4A implements a tightly coupled dual-processor architecture: one SHARC+ core (450 MHz) paired with an Arm Cortex-A5 core (450 MHz), sharing 256 kB L2 SRAM with ECC and 512 kB L2 ROM. Its system fabric enables coherent data exchange between cores via dual 64-bit requester/completer ports and a PL310 L2 cache controller supporting cache coherency.

It features a hierarchical memory subsystem with configurable L1 SRAM blocks (up to 640 kB per SHARC+ core), optional instruction/data cache modes, and two independent L3 memory interfaces - one 16-bit DDR3/DDR2/LPDDR1 controller supporting 1.5 V DDR3L devices - all managed under integrated safety and security logic including TrustZone, DPM, SPU, and cryptographic accelerators.

Key Specifications

Parameter	Value and Actual Design Meaning
SHARC+ Core Frequency	450 MHz - determines maximum real-time FIR/FFT throughput and latency-critical audio processing capability.
Arm Cortex-A5 Frequency	450 MHz - enables Linux RTOS execution, multimedia stack handling, and peripheral control without offloading to external host.
L1 SRAM per SHARC+ Core	640 kB with parity - provides deterministic single-cycle access for time-critical DSP kernels and eliminates external memory wait states.
L2 SRAM (Shared)	256 kB with ECC - serves as common buffer space for inter-core communication and fault-tolerant data staging in automotive systems.
Memory Interfaces	1× 16-bit DDR3/DDR2/LPDDR1 controller - supports low-power system memory expansion up to 1 GB with DDR3L compatibility for automotive temperature range.
Peripheral Integration	Dual CAN 2.0, 3× UART, 2× USB 2.0 HS, PCIe 2.0 (1 lane), 2× EMAC - enables vehicle network gateway, diagnostics, and high-bandwidth sensor/audio I/O consolidation.
Qualification	AEC-Q100 Grade 2 (−40°C to +105°C) - certifies suitability for under-hood and cockpit electronics without derating.

Pinout & Package

ADSP-SC582KBCZ-4A uses a 349-ball CSP_BGA package (19 mm × 19 mm, 0.8 mm pitch, RoHS compliant). Ball assignments are defined in Analog Devices' ADSP-SC58x Designer Quick Reference (Rev. C, pp. 158–162).

Pin/Terminal	Circuit Role	Design Meaning
VDD_INT	Core power supply	1.05 V ±3% supply for SHARC+ and Arm cores; requires low-noise regulation and local decoupling for jitter-sensitive audio processing.
VDD_IO	I/O power supply	1.8 V or 3.3 V selectable supply for GPIO, UART, SPI, and CAN I/O banks - enables mixed-voltage system interfacing.
CLKIN	Reference clock input	Accepts 1–50 MHz crystal or LVCMOS clock; feeds CGU for internal PLL generation of core, memory, and peripheral clocks.
RESET_B	Active-low reset input	Synchronous deassertion initiates boot sequence from L2 ROM or external flash; monitored by RCU and SPU for fault recovery.
BOOT_CFG[2:0]	Boot mode configuration	Three-pin strap selects boot source: SPI flash, parallel NOR/NAND, SDIO, or JTAG - defines secure vs. development boot path.
TRST_B	JTAG test reset	Asynchronous reset of debug TAP controller; required for boundary scan and CoreSight debug initialization.

Key Features

Feature	Design Value
Dual SHARC+ + Arm Cortex-A5 heterogeneity	Enables concurrent real-time DSP (e.g., active noise cancellation) and application-layer tasks (e.g., GUI, OTA updates) on single die - reduces BOM and board area vs. discrete SoC + DSP solutions.
Hardware-accelerated FFT/IFFT engine	Offloads up to 1024-point complex FFTs at sub-microsecond latency - critical for beamforming and spectral analysis in automotive radar/audio preprocessing.
Arm TrustZone + cryptographic accelerators	Supports secure boot, encrypted firmware storage, and runtime isolation between safety-critical (ASIL-B) and non-safety domains - meets ISO 26262 partitioning requirements.
Integrated SINC filter + HADC (8-channel, 12-bit)	Direct sigma-delta ADC interface with digital filtering eliminates external decimation ICs - simplifies analog front-end design for current/voltage sensing in motor control.
System-level safety features (SPU, TMU, watchdogs)	Provides hardware-enforced memory protection, thermal throttling, and fault containment - enables ASIL-B compliance without software-only safety mechanisms.

Applications

Automotive Infotainment Head Unit	Professional Audio Digital Mixer
Use Scenario: Centralized audio processing unit managing Bluetooth streaming, multi-zone playback, voice assistant wake-word detection, and vehicle telemetry display. IC Role / Device Role / Timing Role: Dual-core coordinator: SHARC+ handles real-time audio effects (reverb, EQ, ASRC), Arm Cortex-A5 runs Android Automotive OS and network stack. Use Value: Eliminates need for separate application processor and DSP, reducing latency between voice trigger and audio response to <50 µs via shared L2 SRAM.	Use Scenario: 32-channel live sound console performing channel strip processing, dynamics control, and spatial audio rendering. IC Role / Device Role / Timing Role: Primary signal processor: SHARC+ cores execute parallel FIR filters and FFT-based feedback suppression; Arm manages UI, MIDI, and USB audio class drivers. Use Value: 450 MHz SHARC+ clock + 640 kB L1 SRAM enables 128 simultaneous 64-tap FIR filters with zero buffer underrun - meeting pro-audio sub-1 ms latency requirement.
Industrial Motor Drive Controller	Automotive Radar Signal Processor
Use Scenario: Closed-loop servo drive for robotics with field-oriented control (FOC), current sensing, and safety monitoring. IC Role / Device Role / Timing Role: Real-time motion controller: SHARC+ executes FOC algorithm and PWM timing; Arm handles EtherCAT master stack and HMI. Use Value: Integrated ePWM modules with trip-zone inputs and SINC-filtered HADC enable <1 µs current loop update - exceeding IEC 61800-5-2 functional safety timing constraints.	Use Scenario: Front-end signal conditioning for 77 GHz automotive radar, performing CFAR detection, Doppler FFT, and angle-of-arrival estimation. IC Role / Device Role / Timing Role: Baseband processor: SHARC+ performs high-throughput FFT/IFFT and matched filtering; Arm manages CAN FD communication with ECU. Use Value: Hardware FFT engine processes 256-point FFTs in 240 ns - enabling real-time 100 Hz frame rate for adaptive cruise control with <10 cm range resolution.

Automotive Infotainment Head Unit

Professional Audio Digital Mixer

Use Scenario: Centralized audio processing unit managing Bluetooth streaming, multi-zone playback, voice assistant wake-word detection, and vehicle telemetry display.

IC Role / Device Role / Timing Role: Dual-core coordinator: SHARC+ handles real-time audio effects (reverb, EQ, ASRC), Arm Cortex-A5 runs Android Automotive OS and network stack.

Use Value: Eliminates need for separate application processor and DSP, reducing latency between voice trigger and audio response to <50 µs via shared L2 SRAM.

Use Scenario: 32-channel live sound console performing channel strip processing, dynamics control, and spatial audio rendering.

IC Role / Device Role / Timing Role: Primary signal processor: SHARC+ cores execute parallel FIR filters and FFT-based feedback suppression; Arm manages UI, MIDI, and USB audio class drivers.

Use Value: 450 MHz SHARC+ clock + 640 kB L1 SRAM enables 128 simultaneous 64-tap FIR filters with zero buffer underrun - meeting pro-audio sub-1 ms latency requirement.

Industrial Motor Drive Controller

Automotive Radar Signal Processor

Use Scenario: Closed-loop servo drive for robotics with field-oriented control (FOC), current sensing, and safety monitoring.

IC Role / Device Role / Timing Role: Real-time motion controller: SHARC+ executes FOC algorithm and PWM timing; Arm handles EtherCAT master stack and HMI.

Use Value: Integrated ePWM modules with trip-zone inputs and SINC-filtered HADC enable <1 µs current loop update - exceeding IEC 61800-5-2 functional safety timing constraints.

Use Scenario: Front-end signal conditioning for 77 GHz automotive radar, performing CFAR detection, Doppler FFT, and angle-of-arrival estimation.

IC Role / Device Role / Timing Role: Baseband processor: SHARC+ performs high-throughput FFT/IFFT and matched filtering; Arm manages CAN FD communication with ECU.

Use Value: Hardware FFT engine processes 256-point FFTs in 240 ns - enabling real-time 100 Hz frame rate for adaptive cruise control with <10 cm range resolution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar heterogeneous DSP + application processor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADSP-SC584KBCZ-4A	Higher SHARC+ and Arm clocks (500 MHz), dual DDR3 controllers, 529-BGA package (102+40 GPIO), RTC included.	Required for designs needing >450 MHz compute headroom, dual-memory-channel bandwidth, or real-time clock functionality.	Select when scaling beyond ADSP-SC582KBCZ-4A's 450 MHz limits or requiring additional memory bandwidth and GPIO count.
ADSP-SC582WBCZ-4A	Identical core specs and peripherals, but AEC-Q100 Grade 1 (−40°C to +125°C) and enhanced automotive qualification documentation.	Mandatory for under-hood applications (e.g., battery management, ADAS domain controllers) requiring extended temperature operation.	Choose for mission-critical automotive systems where full Grade 1 qualification and extended thermal margin are contractually required.

Compared with ADSP-SC582KBCZ-4A, the ADSP-SC584KBCZ-4A delivers higher compute density and memory bandwidth at the cost of larger footprint and power, while ADSP-SC582WBCZ-4A offers identical functionality with certified Grade 1 reliability - making the K-version optimal for cost-sensitive cockpit electronics within Grade 2 thermal envelope.

Availability

ADSP-SC582KBCZ-4A is available at Aetrix Electronics and suitable for automotive infotainment, professional audio equipment, industrial motor drives, and radar signal processing requiring stable component supply across extended product lifecycles.

Supply support for ADSP-SC582KBCZ-4A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision, power, and connectivity applications.

The ADSP-SC58x family is designed for automotive and industrial systems requiring deterministic real-time signal processing alongside rich application-layer capabilities - bridging the gap between traditional DSPs and application processors.

FAQ

What is the maximum operating frequency of each core in the ADSP-SC582KBCZ-4A?

The ADSP-SC582KBCZ-4A features a SHARC+ core rated at 450 MHz and an Arm Cortex-A5 core also rated at 450 MHz. These frequencies are guaranteed across the full automotive temperature range (−40°C to +105°C) and are specified in the Electrical Characteristics section of the ADSP-SC58x datasheet Rev. C. Both cores operate independently but share system resources including the L2 SRAM and memory controllers.

Does the ADSP-SC582KBCZ-4A support DDR3L memory?

Yes, the ADSP-SC582KBCZ-4A supports DDR3L memory through its single 16-bit L3 memory interface. The interface is explicitly designed for 1.5 V DDR3L devices, as confirmed in the "Additional Features" section of the datasheet. This enables low-power system memory operation compatible with automotive voltage rails and thermal constraints.

Is the ADSP-SC582KBCZ-4A AEC-Q100 qualified?

Yes, the ADSP-SC582KBCZ-4A is AEC-Q100 qualified to Grade 2 (−40°C to +105°C), as stated in the "Additional Features" section and verified in Table 3 of the datasheet. This qualification covers stress testing for temperature cycling, humidity, and electrical robustness - confirming suitability for passenger compartment automotive applications.

How much on-chip SRAM does the ADSP-SC582KBCZ-4A provide?

The ADSP-SC582KBCZ-4A provides 640 kB of L1 SRAM per SHARC+ core (total 1.28 MB private), plus 256 kB of shared L2 SRAM with ECC protection and 512 kB of L2 ROM. All L1 SRAM blocks support parity checking and can be configured as cache or direct-mapped SRAM - enabling flexible trade-offs between determinism and code density.

What debug interfaces are supported by the ADSP-SC582KBCZ-4A?

The ADSP-SC582KBCZ-4A supports JTAG (IEEE 1149.1) via TRST_B, TCK, TMS, TDI, and TDO pins, and CoreSight debug infrastructure including SWD, ETM trace, and DAP. These interfaces enable full visibility into both SHARC+ and Arm Cortex-A5 execution states using CrossCore Embedded Studio and ARM DS-5 tools - essential for mixed-core debugging in safety-critical applications.

ADSP-SC582KBCZ-4A Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: SHARC®

Package/Case:: 349-LFBGA, CSPBGA

Packaging:: Tray

Product Status:: Active

Type:: Floating Point

Interface:: CAN, EBI/EMI, Ethernet, DAI, I2C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG

Clock Rate:: 450MHz

Non-Volatile Memory:: ROM (512kB)

On-Chip RAM:: 640kB

Voltage - I/O:: 3.30V

Voltage - Core:: 1.10V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 349-CSPBGA (19x19)

ADSP-SC582KBCZ-4A FAQ

1.How can I place an order for ADSP-SC582KBCZ-4A through Aetrix?

Please submit a Request for Quotation (RFQ) for ADSP-SC582KBCZ-4A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADSP-SC582KBCZ-4A reliable?

The price and inventory of ADSP-SC582KBCZ-4A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADSP-SC582KBCZ-4A is usually 5 days.

3.What payment methods are accepted for ADSP-SC582KBCZ-4A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADSP-SC582KBCZ-4A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADSP-SC582KBCZ-4A?

ADSP-SC582KBCZ-4A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADSP-SC582KBCZ-4A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADSP-SC582KBCZ-4A?

For technical support, including ADSP-SC582KBCZ-4A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADSP-SC582KBCZ-4A requirements.

6.How does Aetrix verify that ADSP-SC582KBCZ-4A is sourced from the original manufacturer or authorized distributors?

All ADSP-SC582KBCZ-4A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADSP-SC582KBCZ-4A meets industry standards.

7.What is the process for return or replacement of ADSP-SC582KBCZ-4A?

All ADSP-SC582KBCZ-4A units undergo pre-shipment inspection (PSI). If there is an issue with ADSP-SC582KBCZ-4A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADSP-SC582KBCZ-4A part is unused and in its original packaging.

Return procedure for ADSP-SC582KBCZ-4A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…