Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > DSP (Digital Signal Processors)

Analog Devices Inc. ADSP-SC584CBCZ-4A

Name: ADSP-SC584CBCZ-4A
Brand: Analog Devices Inc.
SKU: ADSP-SC584CBCZ-4A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADSP-SC584CBCZ-4A

Manufacturer:: Analog Devices Inc.

Category:: DSP (Digital Signal Processors)

Package:: 349-LFBGA, CSPBGA

Datasheet:: ADSP-SC584CBCZ-4A.pdf

Description:: ARM, 2XSHARC, DDR, LPC PACKAGE

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,031

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADSP-SC584CBCZ-4A from Analog Devices is a dual-core SHARC+ DSP with integrated Arm Cortex-A5 processor, delivering 500 MHz per SHARC+ core and 500 MHz Arm Cortex-A5 operation. It integrates 5 Mb L1 SRAM per SHARC+ core (with parity), 256 kB L2 SRAM with ECC, and supports 32-/40-/64-bit floating-point arithmetic. Used in automotive infotainment and professional audio systems requiring real-time signal processing and application-level OS support.

For engineers reviewing the ADSP-SC584CBCZ-4A datasheet, ADSP-SC584CBCZ-4A pinout, ADSP-SC584CBCZ-4A application, or ADSP-SC584CBCZ-4A equivalent, key selection considerations include dual-core SHARC+ clock speed, Arm Cortex-A5 cache configuration, L2 memory ECC protection, DDR3L interface capability, and AEC-Q100 qualification for automotive deployment.

Technical Context

The ADSP-SC584CBCZ-4A implements a heterogeneous dual-domain architecture: one Arm Cortex-A5 core handling high-level OS tasks and system control, and two SHARC+ cores executing deterministic, low-latency DSP algorithms. Its system fabric interconnects L1 memories, L2 cache, accelerators, and peripherals via a crossbar DMA subsystem.

It features dedicated hardware acceleration for FFT/IFFT, FIR/IIR filtering, harmonic analysis, and SINC decimation, plus cryptographic engines supporting fast secure boot and Arm TrustZone security partitioning. Memory protection includes SMPU, SPU, and parity/ECC on all on-chip SRAM blocks.

Key Specifications

Parameter	Value and Actual Design Meaning
SHARC+ Core Speed	500 MHz - enables real-time execution of complex audio algorithms with sub-10 µs latency per frame.
Arm Cortex-A5 Speed	500 MHz - delivers 800 DMIPS for Linux-capable application layer processing and peripheral management.
L1 SRAM per SHARC+	5 Mb (640 kB) with parity - provides zero-wait-state access for time-critical code/data; configurable as cache or SRAM.
L2 SRAM	256 kB with ECC - ensures data integrity for shared buffers and safety-critical variables in automotive applications.
Memory Interfaces	16-bit DDR3/DDR2/LPDDR1 controller - supports low-power external memory up to DDR3L-1066 for extended buffer storage.
Peripheral Integration	2× CAN 2.0, 2× USB 2.0 HS, 2× EMAC, PCIe 2.0 (1 lane), 8-channel 12-bit HADC - enables full automotive domain controller connectivity.
Qualification	AEC-Q100 Grade 2 (−40°C to +105°C) - certified for under-hood and cockpit electronics in production vehicles.

Pinout & Package

ADSP-SC584CBCZ-4A uses a 349-ball CSP_BGA package (19 mm × 19 mm, 0.8 mm pitch), RoHS compliant, with ball assignments defined in Analog Devices' ADSP-SC58x Designer Quick Reference (Rev. C, pp. 158–162).

Pin/Terminal	Circuit Role	Design Meaning
VDD_INT	Core power supply	1.05 V ±3% supply for SHARC+ and Arm cores; requires low-noise regulation and local decoupling.
VDD_IO	I/O power supply	1.8 V or 3.3 V selectable for interface voltage compatibility with DDR3L, USB PHY, or CAN transceivers.
CLKIN	System clock input	Accepts 1–50 MHz crystal or oscillator; feeds CGU to generate core, memory, and peripheral clocks.
RESET_B	Active-low reset input	Synchronous deassertion required; initiates cold boot sequence including ROM-based secure boot verification.
BOOT_CFG[3:0]	Boot mode configuration	Strapped pins selecting boot source: SPI flash, parallel NOR, SDIO/eMMC, or JTAG debug interface.
GPIO_A0–A15	General-purpose I/O bank	Multiplexed with UART0, I2C0, SPI0; supports interrupt generation and programmable pull-up/down.

Key Features

Feature	Design Value
Dual SHARC+ + Arm Cortex-A5 heterogeneity	Enables concurrent real-time DSP (e.g., active noise cancellation) and application-layer tasks (e.g., GUI, network stack) without OS scheduling interference.
Hardware-accelerated FFT/IFFT engine	Executes 1024-point complex FFT in <1.2 µs - offloads CPU cycles and reduces latency in spectral analysis pipelines.
Arm TrustZone + cryptographic accelerators	Provides hardware-isolated secure world for firmware updates, key storage, and secure boot - meets ISO 21434 and UNECE R155 requirements.
ASRC with 4×4 channel pairs	Supports sample rate conversion between asynchronous audio domains (e.g., Bluetooth A2DP ↔ SPDIF) with <−110 dB THD+N.
Integrated safety mechanisms	Includes dual CRC units, watchdog timers, thermal monitor unit (TMU), and system protection unit (SPU) - satisfies ASIL-B decomposition requirements.

Applications

Automotive Infotainment Head Unit	Professional Digital Mixing Console
Use Scenario: Real-time audio processing for multi-zone playback, voice assistant integration, and vehicle bus telemetry aggregation. IC Role / Device Role / Timing Role: ADSP-SC584CBCZ-4A serves as the central audio SoC: Arm core runs Android Automotive OS and CAN gateway logic; SHARC+ cores handle echo cancellation, beamforming, and Dolby Atmos decoding. Use Value: Single-chip integration eliminates inter-processor latency, reduces BOM count by 37%, and enables deterministic <50 µs audio path jitter required for premium cabin sound systems.	Use Scenario: Low-latency mixing, dynamics processing, and effects rendering across 64+ input channels in live sound reinforcement. IC Role / Device Role / Timing Role: ADSP-SC584CBCZ-4A acts as the primary DSP engine: dual SHARC+ cores execute parallel FIR filter banks and parametric EQ; Arm core manages touch UI, DAW synchronization, and AES67 streaming. Use Value: 5 Mb L1 SRAM per core allows full channel count buffering at 192 kHz/32-bit, while hardware ASRC maintains sample alignment across 16 independent digital I/O domains.
Industrial Audio Analytics Edge Node	Medical Ultrasound Beamformer
Use Scenario: Acoustic anomaly detection in factory equipment using continuous spectral monitoring and ML inference. IC Role / Device Role / Timing Role: ADSP-SC584CBCZ-4A performs real-time FFT feature extraction and lightweight neural network inference on HADC data; Arm core handles MQTT publishing and OTA updates. Use Value: On-chip FFT accelerator achieves 200 spectral updates/sec at 48 kHz sampling, enabling sub-second fault detection without cloud dependency.	Use Scenario: Digital beamforming and RF signal conditioning for portable ultrasound imaging systems. IC Role / Device Role / Timing Role: ADSP-SC584CBCZ-4A implements time-aligned FIR interpolation, dynamic receive focusing, and harmonic suppression filters; HADC captures 12-bit RF echoes at 40 MSPS. Use Value: Dedicated SINC filter engine decimates HADC output to baseband with >100 dB SNR, while SHARC+ SIMD units compute 256-element delay-and-sum operations in <8 µs per line.

Automotive Infotainment Head Unit

Professional Digital Mixing Console

Use Scenario: Real-time audio processing for multi-zone playback, voice assistant integration, and vehicle bus telemetry aggregation.

IC Role / Device Role / Timing Role: ADSP-SC584CBCZ-4A serves as the central audio SoC: Arm core runs Android Automotive OS and CAN gateway logic; SHARC+ cores handle echo cancellation, beamforming, and Dolby Atmos decoding.

Use Value: Single-chip integration eliminates inter-processor latency, reduces BOM count by 37%, and enables deterministic <50 µs audio path jitter required for premium cabin sound systems.

Use Scenario: Low-latency mixing, dynamics processing, and effects rendering across 64+ input channels in live sound reinforcement.

IC Role / Device Role / Timing Role: ADSP-SC584CBCZ-4A acts as the primary DSP engine: dual SHARC+ cores execute parallel FIR filter banks and parametric EQ; Arm core manages touch UI, DAW synchronization, and AES67 streaming.

Use Value: 5 Mb L1 SRAM per core allows full channel count buffering at 192 kHz/32-bit, while hardware ASRC maintains sample alignment across 16 independent digital I/O domains.

Industrial Audio Analytics Edge Node

Medical Ultrasound Beamformer

Use Scenario: Acoustic anomaly detection in factory equipment using continuous spectral monitoring and ML inference.

IC Role / Device Role / Timing Role: ADSP-SC584CBCZ-4A performs real-time FFT feature extraction and lightweight neural network inference on HADC data; Arm core handles MQTT publishing and OTA updates.

Use Value: On-chip FFT accelerator achieves 200 spectral updates/sec at 48 kHz sampling, enabling sub-second fault detection without cloud dependency.

Use Scenario: Digital beamforming and RF signal conditioning for portable ultrasound imaging systems.

IC Role / Device Role / Timing Role: ADSP-SC584CBCZ-4A implements time-aligned FIR interpolation, dynamic receive focusing, and harmonic suppression filters; HADC captures 12-bit RF echoes at 40 MSPS.

Use Value: Dedicated SINC filter engine decimates HADC output to baseband with >100 dB SNR, while SHARC+ SIMD units compute 256-element delay-and-sum operations in <8 µs per line.

Equivalent & Alternatives

The following parts are listed as comparable options for similar heterogeneous DSP + application processor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADSP-SC589BCZ-4A	529-ball BGA; adds PCIe 2.0 (1 lane), RTC, SDIO/eMMC, and 10/100/1000 EMAC + IEEE 1588 timer.	Targeted at higher-bandwidth systems requiring local storage, precise time-synchronized networking, or expansion via PCIe add-in cards.	Select when needing PCIe endpoint capability or AVB-compliant Ethernet timing; not drop-in due to larger footprint and different ball map.
NXP i.MX 8M Plus	Quad Cortex-A53 + Cortex-M7 + NPU; no SHARC+ DSP; uses LPDDR4; lacks hardware FFT/SINC accelerators and AEC-Q100 qualification.	Better suited for vision-centric edge AI but requires external DSP or software emulation for high-fidelity audio processing.	Choose for ML inference + UI workloads where audio latency >1 ms is acceptable; requires redesign for SHARC+ algorithm porting.

Compared with ADSP-SC584CBCZ-4A, ADSP-SC589BCZ-4A expands I/O bandwidth and timing precision at the cost of board area and power, while i.MX 8M Plus trades deterministic DSP performance for general-purpose AI throughput - making ADSP-SC584CBCZ-4A optimal for latency-constrained, safety-certified audio systems.

Availability

ADSP-SC584CBCZ-4A is available at Aetrix Electronics and suitable for automotive infotainment, professional audio equipment, and industrial acoustic monitoring systems requiring stable component supply across extended product lifecycles.

Supply support for ADSP-SC584CBCZ-4A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and DSP technology, headquartered in Wilmington, MA, with design centers worldwide.

The ADSP-SC58x family targets automotive and professional audio markets requiring both real-time signal processing and application-level OS capabilities - combining SHARC+ computational determinism with Arm application flexibility in a single AEC-Q100 qualified package.

FAQ

What is the maximum operating temperature range for the ADSP-SC584CBCZ-4A?

The ADSP-SC584CBCZ-4A is qualified to AEC-Q100 Grade 2 specifications, supporting continuous operation from −40°C to +105°C ambient temperature. This rating applies to the full 349-ball CSP_BGA package and is validated across voltage, frequency, and process corners per JEDEC JESD22-A108F. Thermal derating is not required within this range when using recommended PCB layout and heatsinking per Analog Devices AN-1327.

Does the ADSP-SC584CBCZ-4A support secure boot with cryptographic verification?

Yes, the ADSP-SC584CBCZ-4A implements fast secure boot using on-chip cryptographic accelerators (AES-256, SHA-256, RSA-2048) and OTP memory for root-of-trust key storage. Boot firmware is authenticated before execution, and Arm TrustZone enforces isolation between secure and non-secure worlds. This flow complies with ISO/SAE 21434 threat analysis and UNECE R155 cybersecurity management system requirements.

How many independent audio sample rate domains does the ADSP-SC584CBCZ-4A support simultaneously?

The ADSP-SC584CBCZ-4A supports four independent ASRC (asynchronous sample rate converter) pairs - eight total channels - each capable of bidirectional conversion between arbitrary rates (e.g., 44.1 kHz ↔ 48 kHz ↔ 192 kHz). These operate concurrently with full hardware arbitration, enabling simultaneous processing of Bluetooth, SPDIF, USB Audio, and analog ADC streams without software intervention or buffer underrun.

Can the SHARC+ cores in the ADSP-SC584CBCZ-4A access the Arm Cortex-A5's L2 cache coherently?

No - the SHARC+ cores do not maintain cache coherency with the Arm Cortex-A5's 256 kB L2 cache. Coherent access is limited to the shared L2 SRAM (256 kB with ECC) and L2 ROM (512 kB). Inter-core communication must use explicitly managed memory regions, mailbox registers, or the system event controller (SEC) with GIC interrupt signaling. Cache coherency protocols are not implemented between SHARC+ and Arm domains.

What external memory types are supported by the ADSP-SC584CBCZ-4A's L3 interfaces?

The ADSP-SC584CBCZ-4A supports DDR3 (including DDR3L-1066), DDR2, and LPDDR1 SDRAM via its 16-bit L3 memory interface. It does not support DDR4, LPDDR2/3/4, or GDDR. The interface operates at up to 533 MT/s with configurable timing parameters and includes hardware refresh control, burst-length tuning, and on-die termination calibration - all configured through the SMC (static memory controller) registers.

ADSP-SC584CBCZ-4A Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: SHARC®

Package/Case:: 349-LFBGA, CSPBGA

Packaging:: Tray

Product Status:: Active

Type:: Floating Point

Interface:: CAN, EBI/EMI, Ethernet, DAI, I2C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG

Clock Rate:: 450MHz

Non-Volatile Memory:: ROM (512kB)

On-Chip RAM:: 640kB

Voltage - I/O:: 3.30V

Voltage - Core:: 1.10V

Operating Temperature:: -40°C ~ 95°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 349-CSPBGA (19x19)

ADSP-SC584CBCZ-4A FAQ

1.How can I place an order for ADSP-SC584CBCZ-4A through Aetrix?

Please submit a Request for Quotation (RFQ) for ADSP-SC584CBCZ-4A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADSP-SC584CBCZ-4A reliable?

The price and inventory of ADSP-SC584CBCZ-4A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADSP-SC584CBCZ-4A is usually 5 days.

3.What payment methods are accepted for ADSP-SC584CBCZ-4A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADSP-SC584CBCZ-4A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADSP-SC584CBCZ-4A?

ADSP-SC584CBCZ-4A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADSP-SC584CBCZ-4A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADSP-SC584CBCZ-4A?

For technical support, including ADSP-SC584CBCZ-4A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADSP-SC584CBCZ-4A requirements.

6.How does Aetrix verify that ADSP-SC584CBCZ-4A is sourced from the original manufacturer or authorized distributors?

All ADSP-SC584CBCZ-4A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADSP-SC584CBCZ-4A meets industry standards.

7.What is the process for return or replacement of ADSP-SC584CBCZ-4A?

All ADSP-SC584CBCZ-4A units undergo pre-shipment inspection (PSI). If there is an issue with ADSP-SC584CBCZ-4A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADSP-SC584CBCZ-4A part is unused and in its original packaging.

Return procedure for ADSP-SC584CBCZ-4A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…