Analog Devices Inc. ADUM3150BRSZ
- Part No.:
- ADUM3150BRSZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Isolators
- Package:
- 20-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADUM3150BRSZ.pdf
- Description:
- DGT ISOL 3750VRMS 6CH SPI 20SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:558
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADuM3150BRSZ from Analog Devices is a 6-channel, 3.75 kV rms reinforced digital isolator optimized for isolated SPI interfaces with delay clock support. It provides four high-speed SPI signal channels (MCLK, MO/SI, MI/SO, MSS) and two independent 250 kbps bidirectional data channels (VIA/VIB), enabling robust isolation in industrial PLCs and sensor systems operating up to 125°C.
For engineers reviewing the ADuM3150BRSZ datasheet, ADuM3150BRSZ pinout, ADuM3150BRSZ application, or ADuM3150BRSZ equivalent, key selection criteria include its 40 MHz delay-clock mode SPI timing, 14 ns high-speed propagation delay, 250 kbps low-speed channel capability, 25 kV/µs common-mode transient immunity, and 20-lead SSOP package with 5.1 mm creepage.
Technical Context
The ADuM3150BRSZ implements iCoupler® chip-scale transformer isolation across six independent channels: four dedicated to SPI bus signals (MCLK, MO/SI, MI/SO, MSS) and two general-purpose low-speed data channels (VIA, VIB). Its delay clock (DCLK) output on the main side enables 40 MHz SPI clock performance by compensating for propagation delays in the isolated path.
It supports mixed-voltage operation (3.3 V/5 V or 5 V/3.3 V), delivers ≤2.5 µs jitter on slow channels, and maintains <2 ns pulse width distortion on fast channels. The device meets reinforced insulation requirements per DIN EN IEC 60747-17 (VDE 0884-17) and UL 1577, with VIORM = 565 V peak and VISO = 3750 V rms for 1 minute.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| SPI Clock Rate (Delay Mode) | 40 MHz - Enables high-throughput isolated SPI communication using DCLK compensation |
| High-Speed Propagation Delay | 14 ns - Ensures tight timing margins for 17 MHz standard SPI operation |
| Low-Speed Data Rate | 250 kbps - Supports auxiliary control/status signaling without consuming fast channels |
| Common-Mode Transient Immunity | >25 kV/µs - Maintains signal integrity in noisy industrial environments like motor drives |
| Isolation Rating | 3750 V rms - Reinforced insulation certified to UL 1577 and VDE 0884-17 |
| Operating Temperature | −40°C to +125°C - Qualified for extended use in harsh industrial enclosures |
| Supply Voltage Range | 3.0 V to 5.5 V - Supports flexible dual-rail designs with mixed 3.3 V/5 V domain interfacing |
Pinout & Package
ADuM3150BRSZ uses a 20-lead SSOP package (5.1 mm creepage, 7.2 mm body width) with gull-wing leads and JEDEC MS-013AC footprint. Pin 1 is marked with a dot; pins 1–10 form the input/main-side bank, and pins 11–20 form the output/subordinate-side bank.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (VDD1) | Main-side supply | Power for input-side logic and high-speed channels; accepts 3.0–5.5 V |
| Pin 2 (MCLK) | Main clock input | Primary SPI clock input referenced to VDD1; drives isolated SCLK output |
| Pin 3 (MO/SI) | Main output / slave input | Transmits data from main to subordinate; outputs to SI on subordinate side |
| Pin 4 (MI/SO) | Main input / slave output | Receives data from subordinate; inputs from SO on subordinate side |
| Pin 5 (MSS) | Main slave select | Glitch-filtered active-low chip select for SPI peripheral; ensures reliable assertion timing |
| Pin 6 (VIA) | Input A (slow) | Unidirectional low-speed input channel sampled at 250 kbps; isolated to VOA |
| Pin 7 (VIB) | Input B (slow) | Unidirectional low-speed input channel sampled at 250 kbps; isolated to VOB |
| Pin 8 (GND1) | Main-side ground | Reference return for VDD1 and main-side signals; must be separated from GND2 |
| Pin 9 (DCLK) | Delayed clock output | Compensated clock derived from MCLK + tPMCLK + tPSO; used for 40 MHz timing |
| Pin 10 (NC) | No connect | Not internally bonded; must remain unconnected per design |
| Pin 11 (VDD2) | Subordinate-side supply | Power for output-side logic and high-speed receivers; accepts 3.0–5.5 V |
| Pin 12 (SCLK) | Subordinate clock output | Isolated replica of MCLK; synchronized with minimal jitter for SPI timing |
| Pin 13 (SI) | Subordinate input | Receives MO/SI data from main side; drives local SPI master interface |
| Pin 14 (SO) | Subordinate output | Drives MI/SO data back to main side; sourced from local SPI peripheral |
| Pin 15 (SSS) | Subordinate slave select | Isolated replica of MSS; active-low enable for subordinate SPI peripheral |
| Pin 16 (VOA) | Output A (slow) | Slow-channel output corresponding to VIA; 250 kbps serialized data |
| Pin 17 (VOB) | Output B (slow) | Slow-channel output corresponding to VIB; 250 kbps serialized data |
| Pin 18 (GND2) | Subordinate-side ground | Reference return for VDD2 and subordinate-side signals; galvanically isolated from GND1 |
| Pin 19 (NC) | No connect | Not internally bonded; must remain unconnected |
| Pin 20 (NC) | No connect | Not internally bonded; must remain unconnected |
Key Features
| Feature | Design Value |
|---|---|
| Delay clock (DCLK) generation | On-chip compensated clock output eliminates external delay matching components for 40 MHz SPI |
| Glitch-filtered MSS input | Hardware filtering prevents spurious slave-select activation in electrically noisy PLC backplanes |
| Codirectional channel matching | ≤2 ns skew between same-side high-speed channels ensures deterministic SPI timing alignment |
| Low-jitter slow channels | 2.5 µs jitter on VIA/VIB paths enables reliable status polling and configuration updates |
| Mixed-voltage domain support | Independent VDD1/VDD2 rails allow 3.3 V microcontroller to interface with 5 V peripherals across isolation barrier |
Applications
| Industrial PLC Backplane Isolation | Sensor Signal Conditioning Interface |
|---|---|
Use Scenario: Isolating SPI communications between CPU module and I/O expansion cards in modular PLC chassis subject to high dv/dt noise. IC Role / Device Role / Timing Role: ADuM3150BRSZ acts as the primary SPI isolator, transmitting clock, data, and chip select while delivering DCLK for timing-critical ADC reads. Use Value: Enables 17 MHz real-time sensor data acquisition with guaranteed setup/hold timing, eliminating timing-related firmware workarounds. | Use Scenario: Connecting isolated temperature/pressure sensors with integrated SPI ADCs to a central controller in hazardous-area instrumentation. IC Role / Device Role / Timing Role: ADuM3150BRSZ provides reinforced isolation for SPI bus and conveys auxiliary diagnostics via VIA/VIB channels. Use Value: Allows simultaneous high-speed sensor readout and low-speed fault reporting without adding discrete isolators or increasing PCB layer count. |
| Motor Drive Current Feedback Interface | Isolated Power Supply Monitoring |
Use Scenario: Isolating current-sense ADC SPI outputs in servo drive inverters where gate drivers generate >50 kV/µs transients. IC Role / Device Role / Timing Role: ADuM3150BRSZ serves as the isolation boundary for ADC data and synchronization signals, leveraging its 25 kV/µs CMTI. Use Value: Prevents false triggering of overcurrent protection by maintaining valid SPI frame integrity during IGBT switching events. | Use Scenario: Monitoring isolated DC-DC converter telemetry (voltage, current, temperature) in telecom rectifier modules with safety-critical separation. IC Role / Device Role / Timing Role: ADuM3150BRSZ isolates telemetry SPI bus and carries health-status bits via slow channels to system manager MCU. Use Value: Reduces component count by consolidating bus and status isolation into one IC, meeting IEC 62368-1 reinforced insulation requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPI isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADuM3151BRSZ | Same 6-channel architecture but lacks DCLK output; supports only 17 MHz standard SPI mode | Cannot achieve 40 MHz timing; requires external delay compensation for high-speed use cases | Select ADuM3151BRSZ when DCLK functionality is unnecessary and cost optimization is prioritized |
| ADuM4150BRWZ | 5 kV rms rating, wider SOIC-W package (10.3 mm), higher VIORM (849 V peak), same DCLK and channel count | Better suited for higher working voltage systems (e.g., AC mains-connected equipment) requiring enhanced creepage/clearance | Choose ADuM4150BRWZ when regulatory compliance demands ≥5 kV isolation or board space allows larger SOIC-W |
Compared with ADuM3150BRSZ, ADuM3151BRSZ reduces cost by omitting delay-clock circuitry but forfeits 40 MHz capability, while ADuM4150BRWZ trades compact SSOP size for higher isolation rating and SOIC-W mechanical robustness-making ADuM3150BRSZ optimal for space-constrained 3.75 kV industrial SPI isolation.
Availability
ADuM3150BRSZ is available at Aetrix Electronics and suitable for industrial PLC backplanes, sensor interface modules, motor drive feedback systems, and isolated power telemetry requiring stable component supply across extended temperature and high-noise environments.
Supply support for ADuM3150BRSZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADuM3150BRSZ belongs to the SPIsolator™ family of digital isolators, designed specifically to solve timing-critical isolation challenges in serial peripheral interfaces while maintaining reinforced safety certification and high CMTI.
FAQ
What is the maximum SPI clock rate supported by the ADuM3150BRSZ?
The ADuM3150BRSZ supports up to 40 MHz SPI clock rate in delay clock (DCLK) mode, and up to 17 MHz in standard 4-wire SPI mode. This dual-mode capability is enabled by its internal delay-compensated clock generator, which aligns timing across the isolation barrier without external components. The 40 MHz mode is validated under 5 V operation with B-grade timing specifications.
Does the ADuM3150BRSZ support mixed supply voltages?
Yes, the ADuM3150BRSZ supports mixed-voltage operation: VDD1 and VDD2 can be independently set to either 3.3 V or 5 V. Valid configurations include 5 V/3.3 V and 3.3 V/5 V, enabling direct interfacing between 3.3 V microcontrollers and 5 V peripherals across the isolation barrier without level shifters.
How many isolation channels does the ADuM3150BRSZ provide, and what are their data rates?
The ADuM3150BRSZ provides six galvanically isolated channels: four high-speed SPI signal channels (MCLK, MO/SI, MI/SO, MSS) rated for up to 40 Mbps, and two independent low-speed bidirectional data channels (VIA/VIB ↔ VOA/VOB) operating at 250 kbps. All channels maintain reinforced 3.75 kV rms isolation.
What safety certifications apply to the ADuM3150BRSZ?
The ADuM3150BRSZ is certified to UL 1577 (3750 V rms for 1 minute), IEC/EN/CSA 62368-1, and DIN EN IEC 60747-17 (VDE 0884-17) for reinforced insulation. Its VIORM is 565 V peak, and it achieves 5.1 mm creepage in the 20-lead SSOP package, meeting industrial safety requirements for functional and basic insulation boundaries.
Can the ADuM3150BRSZ replace the ADuM3151BRSZ in an existing design?
The ADuM3150BRSZ is not a drop-in replacement for the ADuM3151BRSZ due to the presence of the DCLK pin (Pin 9), which is NC on ADuM3151BRSZ. While both share identical pinouts except for Pin 9, using ADuM3150BRSZ requires routing DCLK and updating firmware to leverage 40 MHz mode-otherwise, it operates functionally equivalent to ADuM3151BRSZ at 17 MHz.
ADUM3150BRSZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- iCoupler®, SPIsolator™
- Package/Case:
- 20-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Magnetic Coupling
- Type:
- SPI
- Isolated Power:
- No
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 4/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 25kV/µs
- Data Rate:
- 40Mbps
- Propagation Delay tpLH / tpHL (Max):
- 14ns, 14ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 3V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SSOP
ADUM3150BRSZ FAQ
1.How can I place an order for ADUM3150BRSZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADUM3150BRSZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADUM3150BRSZ reliable?
The price and inventory of ADUM3150BRSZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADUM3150BRSZ is usually 5 days.
3.What payment methods are accepted for ADUM3150BRSZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADUM3150BRSZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADUM3150BRSZ?
ADUM3150BRSZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADUM3150BRSZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADUM3150BRSZ?
For technical support, including ADUM3150BRSZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADUM3150BRSZ requirements.
6.How does Aetrix verify that ADUM3150BRSZ is sourced from the original manufacturer or authorized distributors?
All ADUM3150BRSZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADUM3150BRSZ meets industry standards.
7.What is the process for return or replacement of ADUM3150BRSZ?
All ADUM3150BRSZ units undergo pre-shipment inspection (PSI). If there is an issue with ADUM3150BRSZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADUM3150BRSZ part is unused and in its original packaging.
Return procedure for ADUM3150BRSZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADUM3150BRSZ Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
