Analog Devices Inc. ADV601JS
- Part No.:
- ADV601JS
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- -
- Datasheet:
-
ADV601JS.pdf
- Description:
- IC CODEC VIDEO 32-BIT 160PQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADV601JS from Analog Devices is a single-chip, all-digital CMOS VLSI video codec optimized for real-time interlaced digital video compression and decompression using bi-orthogonal (7,9) wavelet transforms. It supports CCIR-601/656, PAL, NTSC, and square-pixel formats up to 768×288 at 50 Hz with 14.75 MHz pixel rate and delivers visually loss-less compression at 4:1 on natural images.
For engineers reviewing the ADV601JS datasheet, ADV601JS pinout, ADV601JS application, or ADV601JS equivalent, this page provides verified technical context on field-independent sub-band coding, adaptive quantization via external DSP or host, 512-deep 32-bit FIFO for compressed data, DRAM-managed field store, and precise bit-rate control across multiformat digital video systems.
Technical Context
The ADV601JS implements a five-stage wavelet filter tree with bi-orthogonal (7,9) basis functions, performing separable horizontal/vertical transforms on full-field video without block partitioning-eliminating DCT-style blocking artifacts. Its on-chip transform buffer enables full-image filtering using internal SRAM, avoiding need for high-speed external memory.
Compression is achieved through programmable quantization of wavelet coefficients using externally calculated bin width (BW) values-either by an optional ADSP-2105 DSP via SPORT interface or by the host processor. Quantization is applied per Mallat block (e.g., Block N = low-pass/low-pass, Blocks A–M = high-pass combinations), with 42 distinct bin width registers (BW0–BW41) enabling frequency-adaptive precision.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Video Format Support | CCIR-601, CCIR-656, PAL, NTSC, square-pixel; field-independent processing |
| Max Active Field Size | 768 × 288 pixels - defines maximum usable resolution in interlaced mode |
| Max Pixel Rate | 14.75 MHz - sets upper limit for real-time video input clock frequency |
| Compression Ratio Range | Visually loss-less to 350:1 - enables trade-off between bandwidth and perceptual quality |
| Host Interface Width | 8-/16-/32-bit configurable - allows flexible integration with microcontrollers, FPGAs, or PCI/ISA buses |
| FIFO Depth & Width | 512 × 32-bit - buffers compressed video stream to decouple host I/O timing from real-time encode/decode |
| Wavelet Kernel | Bi-orthogonal (7,9) filters - provides superior image correlation vs. DCT, enabling graceful degradation at high ratios |
| DRAM Interface | External 256K × 16-bit DRAM controller - manages field-store buffering and quantizer I/O reordering |
Pinout & Package
ADV601JS is housed in a 208-pin PQFP (Plastic Quad Flat Package) with 0.5 mm pitch, thermally enhanced for sustained video processing. Pin functions are defined per Analog Devices REV. 0 datasheet Section "PIN FUNCTION DESCRIPTIONS" (pp. 16–26).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| HCLK | Host Clock Input | Synchronizes host interface operations; supports up to 33 MHz for 32-bit transfers |
| VCLK | Video Clock Input | Drives digital video interface; must match pixel rate (e.g., 13.5 MHz for CCIR-601) |
| HIRQ | Host Interrupt Output | Active-low signal indicating FIFO service request, statistics ready, or error condition |
| STATS_R | Statistics Ready Output | Signals completion of field statistics calculation for external BW computation |
| LCODE | Last Code Indicator | Flags final compressed word of current field in FIFO - critical for frame boundary sync |
| FIFO_SRQ | FIFO Service Request | Indicates FIFO near-full (encode) or near-empty (decode); used for flow control |
| BE0–BE3 | Byte Enable Inputs | Select active byte lanes during 8-/16-/32-bit host accesses - enables mixed-width bus compatibility |
| AD0–AD31 | Address/Data Multiplexed Bus | Shared bidirectional lines for indirect register addressing and compressed data transfer |
Key Features
| Feature | Design Value |
|---|---|
| Field-Independent Sub-Band Coding | Processes top/bottom fields separately - avoids motion-induced inter-field artifacts in interlaced video |
| Adaptive Quantization via External DSP | Offloads bin width calculation to ADSP-2105 or host - enables real-time bit-rate stabilization across scene changes |
| On-Chip Transform Buffer | Internal SRAM eliminates need for fast external memory - reduces BOM cost and layout complexity |
| Three Fixed Huffman Tables | Optimized for wavelet coefficient distributions - delivers mathematically loss-less entropy coding without table generation overhead |
| DRIVER-Managed DRAM Interface | Handles refresh, burst writes, and field-store arbitration - relieves host of low-level memory timing control |
| CCIR-656 Sync Error Detection | Monitors missing EAV/SAV codes in real time - asserts CCIRER interrupt to prevent corrupted field capture |
Applications
| Nonlinear Video Editing | Remote CCTV Surveillance |
|---|---|
Use Scenario: Real-time ingest and storage of multi-camera PAL/NTSC feeds with variable lighting and motion. IC Role / Device Role / Timing Role: ADV601JS performs field-synchronous compression before storage, maintaining temporal integrity without inter-field blurring. Use Value: Enables 350:1 archival compression while preserving forensic detail in motion regions via adaptive quantization per Mallat block. | Use Scenario: Bandwidth-constrained transmission of analog camera outputs over DSL or HDSL links. IC Role / Device Role / Timing Role: ADV601JS encodes CCIR-656 video from decoder ICs into constant-bit-rate streams suitable for fixed-rate telecom interfaces. Use Value: Near-constant output bit rate achieved via DSP-based bin width adaptation - prevents buffer overflow in packetized networks. |
| Digital Camcorders | Broadcast-Quality Video Distribution |
Use Scenario: On-device compression of 720×288 PAL video for flash memory recording. IC Role / Device Role / Timing Role: ADV601JS acts as dedicated encoder with integrated DRAM manager - handles field buffering and compression without host CPU intervention. Use Value: Visually loss-less 4:1 compression preserves skin tones and texture fidelity critical for consumer playback quality. | Use Scenario: Centralized encoding of studio-grade CCIR-601 signals for satellite or fiber distribution. IC Role / Device Role / Timing Role: ADV601JS serves as multiformat front-end codec accepting D1 component inputs and generating transport-ready bit streams. Use Value: Full-field wavelet processing avoids macroblock edge artifacts - essential for broadcast master quality and downstream keying effects. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar video codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADV611JSTZ | Same architecture but includes integrated 256K × 16-bit DRAM - eliminates external memory footprint | Preferred for space-constrained portable designs where PCB area is premium | Select ADV611JSTZ when eliminating DRAM routing and refresh logic is prioritized over cost minimization |
| SAA7113H | Video decoder only (no compression); supports CCIR-656 output but lacks wavelet engine, FIFO, or quantizer | Used upstream to digitize analog CVBS/S-video - requires separate encoder like ADV601JS for compression | Choose SAA7113H only as companion analog-to-digital front-end, not as functional replacement for ADV601JS |
Compared with ADV601JS, ADV611JSTZ reduces system component count by integrating DRAM but increases unit cost and thermal load; SAA7113H serves a fundamentally different function-video digitization-not compression-and cannot replace ADV601JS in encode/decode signal chains.
Availability
ADV601JS is available at Aetrix Electronics and suitable for nonlinear video editing, remote CCTV surveillance, and digital camcorder designs requiring stable component supply and long-term industrial availability.
Supply support for ADV601JS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company headquartered in Norwood, MA, specializing in high-performance analog, mixed-signal, and digital signal processing technologies.
The ADV601JS belongs to Analog Devices' dedicated video processing product line, designed specifically for cost-sensitive, real-time multiformat digital video compression in broadcast, security, and consumer equipment.
FAQ
What video standards does the ADV601JS support natively?
The ADV601JS natively supports CCIR-601 and CCIR-656 digital video standards, along with PAL (720×288 @ 50 Hz), NTSC (720×243 @ 59.94 Hz), and square-pixel formats (640×243 and 768×288). All are processed field-independently using its wavelet kernel. The ADV601JS does not support progressive scan or HDMI/SDI protocols - it requires component digital video input aligned to CCIR timing.
Does the ADV601JS require an external DSP to operate?
No, the ADV601JS does not require an external DSP. While its SPORT interface supports offloading bin width calculations to an ADSP-2105 or similar fixed-point DSP, the host processor can perform these calculations directly using field statistics read from ADV601JS registers (e.g., SUM_OF_LUMA, MIN_Cb). The ADV601JS operates fully in both encode and decode modes with or without a DSP.
What is the function of the 512-deep 32-bit FIFO in the ADV601JS?
The 512-deep 32-bit FIFO in the ADV601JS buffers compressed video data between the Huffman coder and the host interface. It decouples real-time video processing from variable host I/O latency - allowing the host to read compressed data at its own pace without dropping frames. During encode, it prevents data loss if the host is temporarily busy; during decode, it ensures continuous video output even with intermittent host writes.
How does the ADV601JS achieve visually loss-less compression?
The ADV601JS achieves visually loss-less compression at ~4:1 on natural images by combining bi-orthogonal (7,9) wavelet transforms-which preserve spatial coherence better than DCT-with adaptive quantization tuned to human visual sensitivity. Quantization bin widths (BW0–BW41) are adjusted per Mallat sub-band to allocate more bits to low-frequency luminance blocks and fewer to high-frequency chroma blocks, minimizing perceptible distortion while maximizing entropy reduction.
Can the ADV601JS be used for progressive-scan video applications?
No, the ADV601JS is explicitly designed for real-time interlaced video only. Its architecture processes top and bottom fields independently using field-synchronized timing and DRAM field-store management. Progressive-scan video (e.g., 720p, 1080p) is not supported - attempting to feed progressive data will result in incorrect field reconstruction, timing violations, and corrupted output. For progressive applications, alternative codecs such as the ADV800x series must be considered.
ADV601JS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- -
- Data Interface:
- -
- Resolution (Bits):
- -
- Number of ADCs / DACs:
- -
- Sigma Delta:
- -
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
ADV601JS FAQ
1.How can I place an order for ADV601JS through Aetrix?
Please submit a Request for Quotation (RFQ) for ADV601JS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADV601JS reliable?
The price and inventory of ADV601JS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADV601JS is usually 5 days.
3.What payment methods are accepted for ADV601JS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADV601JS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADV601JS?
ADV601JS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADV601JS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADV601JS?
For technical support, including ADV601JS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADV601JS requirements.
6.How does Aetrix verify that ADV601JS is sourced from the original manufacturer or authorized distributors?
All ADV601JS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADV601JS meets industry standards.
7.What is the process for return or replacement of ADV601JS?
All ADV601JS units undergo pre-shipment inspection (PSI). If there is an issue with ADV601JS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADV601JS part is unused and in its original packaging.
Return procedure for ADV601JS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADV601JS Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas Electronics Corporation

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas Electronics Corporation

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

