My Inquiry
My Account
Analog Devices Inc. ADV7202KST
- Part No.:
- ADV7202KST
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 64-LQFP
- Datasheet:
-
ADV7202KST.pdf
- Description:
- IC CODEC VIDEO 10BIT 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:9,344
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADV7202KST from Analog Devices is a monolithic video rate sampling codec supporting simultaneous digitization of up to five CVBS, two component YUV, or three S-Video inputs with 12-bit ADC resolution (including 2 bits for gain/offset), four 10-bit DACs operating up to 200 MHz, AGC control (±6 dB), and I²C programmability - deployed in hybrid set-top box TV systems for real-time picture-in-picture and multi-format video processing.
For engineers reviewing the ADV7202KST datasheet, ADV7202KST pinout, ADV7202KST application, or ADV7202KST equivalent, this page delivers verified technical context, exact pin functions, confirmed video interface capabilities (YCrCb/RGB/CVBS/S-Video), power supply flexibility (3.3 V or 5 V), and validated alternative options for multi-channel analog video signal conditioning and conversion.
Technical Context
The ADV7202KST integrates a front-end 12-bit video ADC with programmable gain amplifier (–6 dB to +6 dB), 3-channel clamp control, and 843 kHz 8-bit SAR auxiliary ADC for system monitoring. Its pipeline delay is fixed at 4 clock cycles for video ADC data output.
Back-end functionality includes four independent 10-bit current-output DACs supporting multiple output formats: DAC0/DAC1/DAC2/DAC3 can be configured for CVBS, Y/C, YCrCb, or RGB signals, with DACCLK0/DACCLK1 enabling dual-edge or 4:2:2 timing modes. Internal reference generation (1.235 V for DAC, 2.2 V or 1.1 V for ADC) and I²C-compatible MPU port (up to 400 kHz) provide full system-level configurability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 12 bits (2 bits reserved for gain/offset adjustment; effective 10-bit video accuracy) |
| DAC Resolution | 10 bits per channel (four independent DACs: DAC0–DAC3) |
| Max ADC Sampling Rate | 54 MHz (supports NTSC/PAL/SECAM digitization) |
| Max DAC Clock Rate | 200 MHz (single-DAC mode); 27 MHz (dual-clock 4:2:2 mode) |
| Supply Voltage Range | 3.14–3.46 V or 4.75–5.25 V (dual-voltage operation) |
| I²C Interface Speed | Up to 400 kHz (with selectable noise-filtering via ALSB pin) |
| Analog Input Flexibility | Configurable for 5× CVBS, 2× YUV, 3× S-Video, or mixed inputs with differential/single-ended support |
| Power Consumption | Typical 115 mA total (IADC + IDAC + IDSC) in max-power YUV mode at 5 V |
Pinout & Package
ADV7202KST is housed in a 64-lead LQFP package (ST-64) with exposed thermal pad. Pin functions are fully defined in Analog Devices' official documentation and validated for signal integrity across video bandwidths up to 54 MHz.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1P–AIN6M | Differential analog input pairs | Support configurable CVBS/YUV/S-Video acquisition; AIN1–AIN6 accept up to six channels with programmable SHA gain |
| DAC0_OUT–DAC3_OUT | Analog video output terminals | Current-output DACs for CVBS, Y, C, R, G, B, U, V, or Cr/Cb; require external RSET (1.2 kΩ) for 4.33 mA full-scale |
| DAC_DATA[9:0] | Parallel DAC input bus | 10-bit wide TTL-compatible data path accepting video samples in Mode 1 (single clock), Mode 2 (dual edge), or Mode 3 (4:2:2) |
| DOUT[9:0] | ADC parallel output bus | 10-bit digital video output synchronized to XTAL0 rising edge; SYNC_OUT indicates Cr/C data boundaries |
| SCL/SDA/ALSB | I²C control interface | Two-wire serial interface with programmable slave address (2cH/2eH); ALSB enables/disables I²C noise filter |
| XTAL0/XTAL1 | Crystal oscillator interface | Supports on-chip crystal drive (1–27 MHz) or external CMOS clock source for system timing reference |
| RESET | Asynchronous master reset | Active-low signal initializing internal registers and disabling all analog outputs until deasserted |
| VREFDAC/REFADC | Voltage reference I/O | VREFDAC = 1.235 V nominal output for DACs; REFADC accepts or generates 1.1 V / 2.2 V reference for ADC front end |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous dual-CVBS digitization | Enables real-time overlay or PIP without external multiplexing; reduces board space and latency |
| Four independent 10-bit DACs | Allows concurrent output of CVBS + Y/C + RGB + OSD signals - critical for hybrid broadcast display architectures |
| Programmable clamp & AGC | Front-end 3-channel clamping with ±6 dB digitally controlled gain ensures stable black level and amplitude across varying input sources |
| On-screen display (OSD) integration | Three OSDIN inputs muxed to DAC outputs enable hardware-accelerated text/graphic overlays without CPU intervention |
| Flexible power architecture | Separate AVDD_ADC, AVDD_DAC, DVDD rails allow independent 3.3 V / 5 V domain optimization and noise isolation |
| I²C noise filtering | ALSB pin toggles internal filter to reject sub-50 ns glitches - essential for reliable register programming in noisy STB environments |
Applications
| Hybrid Set-Top Box | Picture-in-Picture Display |
|---|---|
|
Use Scenario: Simultaneous decoding of main broadcast stream and secondary IP/video-on-demand feed in consumer STBs. IC Role / Device Role / Timing Role: ADV7202KST digitizes two CVBS or Y/C inputs concurrently while generating composite/RGB outputs for primary and secondary displays. Use Value: Eliminates need for dual ADC/DAC chips; reduces BOM cost and PCB area by 40% versus discrete solutions. |
Use Scenario: Real-time overlay of secondary video window (e.g., weather cam) onto main TV screen. IC Role / Device Role / Timing Role: ADV7202KST routes OSDIN0–OSDIN2 signals to DAC outputs synchronized with main video timing via SYNC_OUT. Use Value: Hardware-based PIP avoids frame buffer bottlenecks; maintains 54 MHz pixel clock integrity across both layers. |
| Multi-Standard Video Capture | Legacy Video Signal Conditioning |
|
Use Scenario: Industrial video recorder accepting mixed inputs: PAL CVBS, NTSC S-Video, and SECAM YUV from legacy security cameras. IC Role / Device Role / Timing Role: ADV7202KST configures AIN1–AIN6 for differential input modes per standard, with automatic gain/level adaptation via AGC and clamp registers. Use Value: Single-chip support for 3 analog video standards reduces firmware complexity and eliminates manual input switching. |
Use Scenario: Calibration and monitoring of aging analog video equipment in broadcast maintenance labs. IC Role / Device Role / Timing Role: ADV7202KST uses its 8-channel 843 kHz SAR ADC (via AIN3–AIN6 in auxiliary mode) to sample sync pulses, DC offsets, and signal amplitudes. Use Value: On-chip auxiliary ADC replaces external multimeter interfaces; enables automated pass/fail testing with I²C readback. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar video codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADV7170KST | Single 10-bit DAC, no integrated ADC, no AGC/clamp, 28-pin SSOP | Limited to DAC-only reconstruction; requires external ADC and timing controller | Select when only video output reconstruction is needed and system already provides digitized streams |
| THS7353IPWPR | Triple SDTV video filter-driver (no ADC/DAC), 24-pin TSSOP, fixed 6 dB gain | Signal conditioning only; no digitization, no OSD, no I²C programmability | Select for analog front-end buffering where digitization occurs upstream |
Compared with ADV7202KST, ADV7170KST lacks ADC, AGC, and multi-input flexibility but offers smaller footprint and lower power; THS7353IPWPR provides analog signal conditioning only and cannot replace ADV7202KST's full codec functionality in digitization-critical designs.
Availability
ADV7202KST is available at Aetrix Electronics and suitable for hybrid set-top box development, picture-in-picture display systems, multi-standard video capture equipment, and legacy video signal conditioning requiring stable component supply and long-term industrial availability.
Supply support for ADV7202KST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and consumer markets with precision data conversion and signal conditioning technologies.
The ADV7202KST belongs to Analog Devices' video processing product line, designed specifically for cost-sensitive, multi-format analog video digitization and reconstruction in broadcast, surveillance, and consumer electronics applications.
FAQ
What video standards does the ADV7202KST support for analog input?
The ADV7202KST supports NTSC, PAL, and SECAM standards through its configurable analog input structure. It accepts up to five CVBS inputs, two component YUV inputs, or three S-Video inputs - all simultaneously digitizable under I²C control. The 12-bit ADC with programmable gain (±6 dB) and clamp circuitry ensures robust performance across these standards without external signal conditioning.
Can the ADV7202KST operate from both 3.3 V and 5 V supplies?
Yes, the ADV7202KST supports dual-supply operation: AVDD_ADC, AVDD_DAC, and DVDD each accept either 3.14–3.46 V or 4.75–5.25 V. This allows flexible power domain partitioning - for example, using 3.3 V for digital core and 5 V for analog sections to maximize SNR. Power-up time is 4 ms, and sleep mode current is 350 µA at 3.3 V.
How does the ADV7202KST implement picture-in-picture (PIP) functionality?
The ADV7202KST implements PIP via three dedicated OSDIN inputs (OSDIN0–OSDIN2) that mux directly to DAC outputs under I²C control, synchronized with main video timing using SYNC_OUT. This enables hardware-based overlay of graphics or secondary video without frame buffers or CPU overhead - a key capability confirmed in the ADV7202KST functional description and timing diagrams.
What is the role of the RSET pin on the ADV7202KST?
The RSET pin on the ADV7202KST sets full-scale output current for all four DACs. A 1.2 kΩ resistor between RSET and AVSS_DAC yields a nominal 4.33 mA output current, defining voltage swing across standard 300 Ω loads (e.g., CVBS). Output compliance is 0–1.4 V, and DAC-to-DAC matching is ±4% at 3.3 V - values explicitly specified in the ADV7202KST datasheet.
Does the ADV7202KST include an internal voltage reference?
Yes, the ADV7202KST includes programmable internal references: VREFDAC nominally outputs 1.235 V for DAC operation, and REFADC can be configured to generate either 1.1 V or 2.2 V for ADC use. These references are internally trimmed and stable over temperature; external override is supported via VREFDAC and REFADC pins if higher precision is required.
ADV7202KST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-LQFP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Type:
- Video Codec
- Data Interface:
- Serial
- Resolution (Bits):
- 12, 10 b
- Number of ADCs / DACs:
- 1 / 4
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- -
- Voltage - Supply, Analog:
- 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-LQFP (10x10)
ADV7202KST FAQ
1.How can I place an order for ADV7202KST through Aetrix?
Please submit a Request for Quotation (RFQ) for ADV7202KST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADV7202KST reliable?
The price and inventory of ADV7202KST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADV7202KST is usually 5 days.
3.What payment methods are accepted for ADV7202KST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADV7202KST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADV7202KST?
ADV7202KST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADV7202KST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADV7202KST?
For technical support, including ADV7202KST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADV7202KST requirements.
6.How does Aetrix verify that ADV7202KST is sourced from the original manufacturer or authorized distributors?
All ADV7202KST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADV7202KST meets industry standards.
7.What is the process for return or replacement of ADV7202KST?
All ADV7202KST units undergo pre-shipment inspection (PSI). If there is an issue with ADV7202KST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADV7202KST part is unused and in its original packaging.
Return procedure for ADV7202KST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADV7202KST Tags
-
NAU88C22YG
Nuvoton Technology Corporation
-
TLV320AIC3100IRHBR
Texas Instruments
-
DA7212-01UM2
Renesas
-
NAU8810YG
Nuvoton Technology Corporation
-
DA7218-00U32
Renesas
-
CMX655DQ6-TR1K
CML Micro
-
SGTL5000XNLA3
NXP Semiconductors
-
TLV320AIC3104IRHBR
Texas Instruments
-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated
-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated
-
TLV320AIC3106IRGZR
Texas Instruments
-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
